• LETTER •



May 2025, Vol. 68, Iss. 5, 159401:1–159401:2 https://doi.org/10.1007/s11432-024-4343-5

Gate conduction mechanisms and high $V_{\rm th}$ stability of Cu-gated p-GaN HEMT

Mao JIA, Bin HOU^{*}, Ling YANG^{*}, Meng ZHANG, Mei WU, Hao LU, Xitong HONG, Zhiqiang XUE, Jiale DU, Qingyuan CHANG, Qian XIAO, Xiaohua MA^{*} & Yue HAO

National Engineering Research Center of Wide Band-Gap Semiconductor, Faculty of Integrated Circuit, Xidian University, Xi'an 710126, China

Received 22 September 2024/Revised 13 December 2024/Accepted 14 March 2025/Published online 17 April 2025

Citation Jia M, Hou B, Yang L, et al. Gate conduction mechanisms and high $V_{\rm th}$ stability of Cu-gated p-GaN HEMT. Sci China Inf Sci, 2025, 68(5): 159401, https://doi.org/10.1007/s11432-024-4343-5

P-GaN HEMTs with low gate leakage and stable $V_{\rm th}$ are crucially important for the design and application of GaN-based integrated circuits [1]. The choice of gate metal influences the performance of p-GaN HEMTs, which are usually classified as ohmic-type contacts and Schottky-type contacts. An Ohmic gate leads to hole injection at a high positive gate bias, resulting in a low gate breakdown voltage. The low-leakage Schottky metal/p-GaN junction often brings a notable shift in $V_{\rm th}$, while the high-leakage Schottky junction leads to a short lifetime of p-GaN HEMTs. Hence the trade-off of gate metal/p-GaN with low leakage and stable performance is essential for high-reliability p-GaN HEMTs. As one of the best conductors with low resistivity, copper is currently being developed for multistage fast and fine interconnects in silicon VLSI technology due to its low electron mobility and low-stress mobility. In this study, Cugated p-GaN HEMTs are proposed, and the direct current (DC) characteristics and mechanism of excellent instability in DC/pulse stress are investigated.

Experiment. In this study, p-GaN HEMTs with Ni, Cu, and W gate metals were manufactured, and the device structures are shown in Figures 1(a) and (b). Details of the growth epitaxy and device fabrication process can be found in Appendix A.

Results and discussion. Figures 1(c) and (d) show the transfer characteristics of the p-GaN gate HEMTs with Ni and Cu gate metals in the operating state and the corresponding gate leakage characteristics. All DUTs have a high on/off ratio of 10^8 at room temperature. The Ni/p-GaN gate HEMTs have a $V_{\rm th}$ of 0.6 V. However, an apparent gate injection is present in the Ni/p-GaN HEMTs due to the low barrier height of the Ni/p-GaN interface, which leads to a drop in output current and deteriorates gate reliability, as shown in Figure 1(c). Owing to the high barrier height at the metal-semiconductor interface, the $V_{\rm th}$ of the Cu/p-GaN HEMTs is 0.83 V. Cu/p-GaN HEMTs avoid large gate injection and operate with a low gate leakage current of the order of 10^{-2} mA/mm (@ $V_G = 7$ V), combining good out-

put characteristics with safe gate operation. Figure 1(e) shows the gate leakage current of Cu/p-GaN HEMT is almost 5 orders of magnitude lower compared to Ni/p-GaN HEMT. The positive temperature coefficient of breakdown voltage for Cu/p-GaN HEMTs is 0.010 V/°C, as shown in Figure 1(f).

Figure 1(g) illustrates the gate leakage characteristics of Cu/p-GaN HEMT at temperatures from 25°C to 175°C. Strong temperature-dispersion at gate voltages of 0 to 5 V indicates a thermal emission (TE) process [2], which is consistent with the following equation: $J_{\rm TE} =$ $J_{\text{TE0}}\left\{\exp\frac{q(V-J_{\text{TE}}R_S)}{nkT}-1\right\}$ and $J_{\text{TE0}}=A^*T^2\exp(-\frac{q\varphi_{\text{b}}}{kT})$, where $A^* = 27.9 \text{ A} \cdot \text{cm}^{-2} \cdot \text{K}^{-2}$ is Richardson's constant and $q\varphi_{\rm b}$ is the effective barrier height, found to be 0.72 eV when extracted from the linear fit of $\ln(J_{\rm TE}/T^2)$ versus $(kT/q)^{-1}$. For W/p-GaN HEMT, the $q\varphi_{\rm b}$ is extracted to be 0.87 eV shown in Figure 1(k). The values of these barrier heights deviate from the theoretical value of the Schottky barrier $q\varphi_{\rm schb}$, which is generally attributed to the Fermi pinning effect at the metal/p-GaN interface [3]. When gate voltage increases from 5 to 7.6 V, trap-assistant tunneling (TAT) dominates the gate conduction, which is given by $J_{\text{TAT}} \propto \exp(\frac{-8\pi\sqrt{2qm_p^*}}{3hE}\varphi_t^{3/2})$, where φ_t is the trap energy level, m_p^* is the effective carrier tunneling mass, and h is the Planck constant. The straight line in Figure 1(h) confirms that the main mechanism of Cu/p-GaN HEMT in the medium voltage range (5 V < V_G < 7.6 V) is TAT. In addition, the trap depth $q\varphi_{\rm t}$ of 0.66 eV can be extracted. For W/p-GaN HEMT, the $q\varphi_t$ is extracted to be 0.85 eV shown in Figure 1(l), which might be the reason for preventing hole injection.

Poole-Frenkel (PF) emission is the dominant trapassisted leakage process at room temperature and above room temperature under moderate electric fields, as shown in the following equation [4]: $\ln(\frac{I_{\rm PF}}{E}) = \alpha + \beta_S \cdot \frac{qE^{\frac{1}{2}}}{kT}$, where k is the Boltzmann constant, $\varphi_{\rm PF}$ is the energy level of the trap state (Figure 1(i)). The consistency of the fitted curves



Figure 1 (Color online) (a) Schematic diagram and (b) top view of p-GaN HEMT; transfer and gate leakage characteristics under variable temperatures for (c) Ni/p-GaN HEMTs and (d) Cu/p-GaN HEMTs; (e) comparison between this work and recent studies in terms of gate leakage and gate breakdown voltage; (f) gate breakdown voltage and (g) gate leakage of Cu/p-GaN HEMTs at various temperatures; (h) $\ln(J_{TAT})$ vs. 1/E plot and (i) PF plots of Cu/p-GaN HEMT at various temperatures; (j) gate leakage characteristics of W/p-GaN HEMT; (k) I_G of W/p-GaN HEMT at low V_G ; (l) $\ln(J_{TAT})$ vs. 1/E of W/p-GaN HEMT; (m) threshold drift characteristics and (n) gate leakage in the gate stress test; (o) dynamic double-pulse transfer curves after gate stress; Schematic energy band and carrier transport mechanism diagram of the Cu/p-GaN gate HEMTs at (p) low, (q) medium, and (r) high gate bias.

in Figure 1(i) indicates that the gate leakage mechanism of Cu/p-GaN HEMT is PF emission, which in turn extracts a trap depth $(q\varphi_{\rm PF})$ of 0.59 eV.

For medium-leakage Schottky gate Cu/p-GaN HEMTs, the $V_{\rm th}$ exhibits a small increase at 3 V gate stress and saturates within a very short stress time, with a threshold shift of 0.017 V at a stress duration of 1500 s, as shown in Figure 1(m). Meanwhile, the I_G decreases from 8.85×10^{-8} to 2.72×10^{-8} A/mm². At 5 V gate stress, the V_{th} shifts $-0.005~\mathrm{V}$ for a stress duration of 1500 s. The I_G increases from 2.98×10^{-7} to 4.97×10^{-7} A/mm², and the increased gate leakage indicates that the electrons trapped in the barrier layer are gradually released by the injected holes. At 7 V gate stress, the $V_{\rm th}$ shifts negatively, with a shift of -0.035 V for a duration of 1500 s. The I_G rises from 1.54×10^{-5} to 1.65×10^{-5} A/mm². Figure 1(o) shows the pulsed transfer characteristics in the pulsed test with a frequency of 1 MHz and an effective gate stress of $0.5 \ \mu s$. The maximum threshold shift of Cu/p-GaN HEMT is 0.05 V, due to its more suitable hole injection dose.

Figures 1(p)-(r) demonstrate the carrier transport mechanism of the Cu/p-GaN HEMT under gate stress at low gate voltage (0 V < V_G < 5 V). As the device turns on, some electrons pass through the AlGaN layer to reach the p-GaN, and a portion of them are trapped in the AlGaN layer. A small number of holes overcome the higher effective barrier to reach the valence band of p-GaN or the conductive defect energy level (thermionic emission process) [5], a part of the holes and electrons undergo recombination, a part of them are plunged into the p-GaN/AlGaN interface, the other part enters the interior of the AlGaN to liberate the trapped electrons, and a few holes enter the GaN channel layer. At medium gate voltage (5 V $< V_G < 7.6$ V), when energy band down bending occurs due to the intensification of the electric field in the depletion region on the p-GaN surface, which allows the holes to enter the p-GaN valence band in the form of trap-assistant tunneling, this process injects more holes than the thermal emission process, which enables more trapped electrons to be liberated, and forward threshold shift to be mitigated. At a high voltage range

 $(7.6 \text{ V} < V_G < 9 \text{ V})$, the Poole-Frenkel emission dominates the movement of holes. More holes are recombined with electrons in p-GaN, and the holes trapped in the AlGaN layer cause the negative $V_{\rm th}$ shift of the device. The injection of holes in the operating voltage range is crucial for its stability, which affects the transfer characteristics, threshold shift, and lifetime.

Conclusion. This study analyzes the performance and stability of Cu/p-GaN gate HEMTs under gate stress, highlighting the impact of barrier height differences on threshold voltage stability. Cu-gated p-GaN HEMTs exhibit a stable threshold voltage under DC and pulsed stress, and a high gate breakdown voltage of 11.2 V. The integration of Cubased metallization schemes in p-GaN HEMT provides critical insights into enhancing reliability and paves the way for CMOS-compatible heterogeneous integration.

Acknowledgements This work was supported by National Natural Science Foundation of China (Grant Nos. 62474135, 62234009, 62090014, 62404165), China National Postdoctoral Program for Innovative Talents (Grant No. BX20200262), China Postdoctoral Science Foundation (Grant Nos. 2021M692499, 2023M732730), and Natural Science Basic Research Program of Shaanxi (Grant No. 2024JC-YBQN-0611).

Supporting information Appendix A. The supporting information is available online at info.scichina.com and link. springer.com. The supporting materials are published as submitted, without typesetting or editing. The responsibility for scientific accuracy and content remains entirely with the authors.

References

- Jiang H, Lyu Q, Zhu R, et al. 1300 V normally-OFF p-GaN gate HEMTs on Si with high on-state drain current.
- IEEE Trans Electron Devices, 2021, 68: 653–657 Tang S W, Bakeroot B, Huang Z H, et al. Using gate leakage conduction to understand positive gate bias induced threshold voltage shift in p-GaN gate HEMTs. IEEE Trans Electron Devices, 2023, 70: 449–453 Wahid S, Chowdhury N, Alam M K, et al. Barrier heights
- 3 Wand S, Chowdnury N, Alam M K, et al. Barrier heights and Fermi level pinning in metal contacts on p-type GaN. Appl Phys Lett, 2020, 116: 213506 Hua M, Wang C, Chen J, et al. Gate current transport in enhancement-mode p-n junction/AlGaN/GaN (PNJ) HEMT. IEEE Electron Device Lett, 2021, 42: 669–672 Stockman A, Masin F, Meneghini M, et al. Gate con-duction mechanisms and lifetime modeling of p-gate Al-
- 4
- 5GaN/GaN high-electron-mobility transistors. IÉEE Trans Electron Devices, 2018, 65: 5365–5372