• LETTER •



April 2025, Vol. 68, Iss. 4, 149403:1–149403:2 https://doi.org/10.1007/s11432-024-4316-6

$\begin{array}{c} \text{Performance limit prediction of atomically thin } \text{In}_2\text{O}_3 \\ \text{transistors} \end{array}$

Zongmeng YANG¹, Shibo FANG¹, Linqiang XU¹, Qiuhui LI¹, Jichao DONG¹, Ying LI¹, Baochun WU⁷, Mughira GHAFOOR¹, Peiqi YANG⁸, Ying GUO^{9,10}, Shimin HOU⁸, Zhaochu LUO^{1,3} & Jing LU^{1,2,3,4,5,6*}

¹State Key Laboratory for Mesoscopic Physics and School of Physics, Peking University, Beijing 100871, China

²Collaborative Innovation Center of Quantum Matter, Beijing 100871, China

³Beijing Key Laboratory for Magnetoelectric Materials and Devices (BKL-MEMD), Peking University,

Beijing 100871, China

⁴Peking University Yangtze Delta Institute of Optoelectronics, Nantong 226010, China

⁵Key Laboratory for the Physics and Chemistry of Nanodevices, Peking University, Beijing 100871, China

⁶Beijing Key Laboratory of Quantum Devices, Peking University, Beijing 100871, China ⁷State Key Laboratory of Low Dimensional Quantum Physics and Department of Physics, Tsinghua University,

Beijing 100871, China

⁸Center for Nanoscale Science and Technology, Key Laboratory for the Physics and Chemistry of Nanodevices, Department of Electronics, Peking University, Beijing 100871, China

⁹School of Materials Science and Engineering, Xi'an University of Technology, Xi'an 710048, China ¹⁰School of Physics and Telecommunication Engineering, Shaanxi Key Laboratory of Catalysis,

Shaanxi University of Technology, Hanzhong 723001, China

Received 28 June 2024/Revised 11 September 2024/Accepted 18 February 2025/Published online 12 March 2025

Moore's law requires the downscaling of metal oxide semiconductor field effect transistors (MOSFETs) for future integrated circuits (ICs) development. The performance of Si-based MOSFETs becomes insufficient to meet the standards outlined in the international technology roadmap for semiconductors (ITRS) due to short-channel effects as the channel length shrinks below 10 nm [1]. Ultrathin thin In_2O_3 films with atomically smooth surfaces have recently been fabricated using atomic layer deposition (ALD) [2]. Compared to Si, In₂O₃ demonstrates higher mobility (over 100 $\text{cm}^2 \cdot \text{V}^{-1} \cdot \text{s}^{-1}$) [3], superior gate controllability, and reduced leakage current due to its wider bandgap (1.92-2.43 eV) [4]. Furthermore, unlike other 2D van der Waals (vdW) materials, In₂O₃ offers better chemical stability in air, compatibility with dielectric layer due to the existence of surface dangling bonds, and a low thermal growing budget (225°C) during growth [5]. However, to the best of our knowledge, the performance limit of the In₂O₃ transistors with gate lengths below 5 nm remains to be elucidated.

Device performance. The double gate (DG) two-probe In_2O_3 thin film transistor (TFT) model, as shown in Figure 1(a), is used in the quantum transport simulation. The scaling behavior of hydrogenated 0.7-nm-thick In_2O_3 TFTs is investigated for gate lengths (L_g) below 5 nm. The detailed IV-characteristics are shown in Appendix C. The onstate current ($I_{\rm on}$) of In_2O_3 TFT satisfies the ITRS stan-

dards for high-performance (HP) and low-power (LP) applications at gate lengths of 3 and 4 nm, respectively. Under the underlap (UL) optimized technique, the short-channel effect is effectively surpassed by reducing the tunneling current (Appendix D). In₂O₃ TFTs exhibit higher on-state current (I_{on}) than InSe, silicene, and MoS₂ FETs for HP applications at a gate length of 5 nm and show comparable performance to Bi₂O₂Se FETs at 3 nm, as shown in Figure 1(b). However, their LP performance remains competitive, meeting the ITRS standards only at 5 nm (Figure 1(c)). The subthreshold swing (SS) of In₂O₃ TFTs is observed to range from 78 to 160 mV/dec, significantly outperforming competing 2D materials such as MoS₂ and InSe in electrostatic control as shown in Figure 1(d).

Strain engineering. Strain engineering is applied to further optimize the performance of ultrathin In_2O_3 TFTs (Appendix E). A 1% tensile strain reduces the bandgap, increasing the carrier concentration and boosting $I_{\rm on}$ by 97% for a 4-nm- L_g device. However, excessive strain induces lattice distortions, leading to performance degradation.

 $In_2 O_3$ TFT-based inverter. Most oxide semiconductor TFTs only have either *n*- or *p*-type devices and inverters are usually based on both *n*-type and *p*-type MOSFETs. A pseudo-CMOS design has been proposed in the experiment to realize an inversion function using only unipolar TFTs. Four types of pseudo-CMOS design inverters, i.e., pseudo

^{*} Corresponding author (email: jinglu@pku.edu.cn)



Figure 1 (Color online) (a) Atomic configuration of 0.7-nm thickness hydrogenated In_2O_3 structure (left) and schematic view of the double gate (DG) In₂O₃ TFT (right); comparison of (b) I_{on} (HP standard), (c) I_{on} (LP standard), (d) SS; (e) voltage transfer curves (VTCs) and circuit diagram of the In₂O₃-based pseudo depletion load inverter (PDL); (f) transfer characteristic curves of In_2O_3 TFTs with gate lengths of 5, 4, and 2 nm at temperatures of 0 and 300 K; (g) PDP vs. τ of the *n*-type 5-nm- L_q MOSFET with different channel materials for HP applications (the blue and green dashed lines are ITRS 2013 and IRDS 2022 version requirements of EDP, respectively; the 2028 technical nodes are denoted by purple and blue balls.); (h) $I_{\rm on}$ vs. m^* map of MOSFETs at $L_g = 5$ nm.

enhancement load inverter (PEL), pseudo depletion load inverter (PDL), linear enhancement load inverter (LEL), and conventional depletion load inverter (DL), are characterized to evaluate the performance of In_2O_3 TFTs on circuit level (Appendix F). Among four configurations, the PDL inverter achieves the highest voltage gain of 5 while maintaining railto-rail operation as shown in Figure 1(e).

Electron-phonon coupling (EPC) effect. The EPC effect is a critical factor affecting device performance in the nanoscale regime. Phonon-assisted tunneling increases off-state currents, particularly at elevated temperatures. Simulations using the special thermal displacement (STD) method are shown in Figure 1(f). The off-state current for a 5 nm L_g device increases by four orders of magnitude compared to 0 K. The $I_{\rm on}$ of the 4-nm- L_g device is reduced by approximately 36% due to the EPC effect, yet it still meets ITRS standards. Further analysis highlights the impact of EPC on the local device density of states (LDDOS) (Appendix G). The broadening and shifting of energy states under EPC modify the tunneling barrier, increasing the tunneling probability.

Conclusion. In₂O₃ TFTs demonstrate superior energydelay product (EDP) compared to MoS₂ MOSFETs and achieve similar switching speeds with lower energy consumption than Bi₂O₂Se MOSFETs, ensuring excellent device performance. However, silicene, GaAsH₂, and InSe MOS-FETs exhibit smaller EDPs. The U-shaped relationship between I_{on} and effective mass (m^*) in 5-nm- L_q MOSFETs highlights the trade-off between thermal velocity $(v_{\rm th})$ and density of states (DOS) as shown in Figure 1(g). When $m^* < 0.4m_0, v_t$ dominates $I_{\rm on}$, whereas DOS becomes significant for $m^* > 0.4m_0$.

Discussion. In summary, we investigate 0.7-nm-thick In₂O₃ TFTs at sub-5 nm gate lengths. UL-optimized ultra-

thin In₂O₃ TFTs meet ITRS HP and LP standards down to gate lengths of 3 and 4 nm, respectively. Compared to typical 2D FETs, they offer higher $I_{\rm on}$, lower EDP, and reduced power consumption, outperforming Bi₂O₂Se MOS-FETs. Pseudo-CMOS designs show rail-to-rail operation with voltage gains of 5 in PDL and DL inverters. At 4-nm gate length, they meet ITRS standards even at 300 K despite the modest EPC effect. Their high performance, energy efficiency, and transparency make them ideal for low-power logic circuits and transparent, flexible electronics.

Acknowledgements This work was supported by National Natural Science Foundation of China (Grant Nos. 12274002 91964101), Ministry of Science and Technology of China (Grant 2022YFA1203904), Fundamental Research Funds for the No Central Universities, High-performance Computing Platform of Peking University, and MatCloud + High Throughput Materials Simulation Engine.

Supporting information Appendixes A-H. The supporting information is available online at info.scichina.com and link. springer.com. The supporting materials are published as sub-mitted, without typesetting or editing. The responsibility for scientific accuracy and content remains entirely with the authors.

References

- Quhe R, Xu L, Liu S, et al. Sub-10 nm two-dimensional transistors: theory and experiment. Phys Rep, 2021, 938:
- Si M, Lin Z, Chen Z, et al. Scaled indium oxide transis-2 tors fabricated using atomic layer deposition. Nat Electron, 2022, 5: 164-170
- 2022, 5: 164-170 Charnas A, Lin Z, Zhang Z, et al. Atomically thin In₂O₃ field-effect transistors with 1017 current on/off ratio. Appl Phys Lett, 2021, 119: 263503 Si M, Hu Y, Lin Z, et al. Why In₂O₃ can make 0.7 nm atomic layer thin transistors. Nano Lett, 2021, 21: 500-reco. 3
- 4
- Si M, Lin Z, Chen Z, et al. High-performance atomic-layer-5 deposited indium oxide 3-D transistors and integrated circuits for monolithic 3-D integration. IEEE Trans Electron Devices, 2021, 68: 6605–6609