

# Performance limit prediction of atomically thin In<sub>2</sub>O<sub>3</sub> transistors

Zongmeng YANG<sup>1</sup>, Shibo FANG<sup>1</sup>, Linqiang XU<sup>1</sup>, Qiuhui LI<sup>1</sup>, Jichao DONG<sup>1</sup>, Ying LI<sup>1</sup>, Baochun WU<sup>7</sup>, Mughira GHAFOOR<sup>1</sup>, Peiqi YANG<sup>8</sup>, Ying GUO<sup>9,10</sup>, Shimin HOU<sup>8</sup>, Zhaochu LUO<sup>1,3</sup> & Jing LU<sup>1,2,3,4,5,6\*</sup>

<sup>1</sup>State Key Laboratory for Mesoscopic Physics and School of Physics, Peking University, Beijing 100871, China

<sup>2</sup>Collaborative Innovation Center of Quantum Matter, Beijing 100871, China

<sup>3</sup>Beijing Key Laboratory for Magnetoelectric Materials and Devices (BKL-MEMD), Peking University, Beijing 100871, China

<sup>4</sup>Peking University Yangtze Delta Institute of Optoelectronics, Nantong 226010, China

<sup>5</sup>Key Laboratory for the Physics and Chemistry of Nanodevices, Peking University, Beijing 100871, China

<sup>6</sup>Beijing Key Laboratory of Quantum Devices, Peking University, Beijing 100871, China

<sup>7</sup>State Key Laboratory of Low Dimensional Quantum Physics and Department of Physics, Tsinghua University, Beijing 100871, China

<sup>8</sup>Center for Nanoscale Science and Technology, Key Laboratory for the Physics and Chemistry of Nanodevices, Department of Electronics, Peking University, Beijing 100871, China

<sup>9</sup>School of Materials Science and Engineering, Xi'an University of Technology, Xi'an 710048, China

<sup>10</sup>School of Physics and Telecommunication Engineering, Shaanxi Key Laboratory of Catalysis, Shaanxi University of Technology, Hanzhong 723001, China

Received 28 June 2024/Revised 11 September 2024/Accepted 18 February 2025/Published online 12 March 2025

**Citation** Yang Z M, Fang S B, Xu L Q, et al. Performance limit prediction of atomically thin In<sub>2</sub>O<sub>3</sub> transistors. *Sci China Inf Sci*, 2025, 68(4): 149403, <https://doi.org/10.1007/s11432-024-4316-6>

Moore's law requires the downscaling of metal oxide semiconductor field effect transistors (MOSFETs) for future integrated circuits (ICs) development. The performance of Si-based MOSFETs becomes insufficient to meet the standards outlined in the international technology roadmap for semiconductors (ITRS) due to short-channel effects as the channel length shrinks below 10 nm [1]. Ultrathin thin In<sub>2</sub>O<sub>3</sub> films with atomically smooth surfaces have recently been fabricated using atomic layer deposition (ALD) [2]. Compared to Si, In<sub>2</sub>O<sub>3</sub> demonstrates higher mobility (over 100 cm<sup>2</sup>·V<sup>-1</sup>·s<sup>-1</sup>) [3], superior gate controllability, and reduced leakage current due to its wider bandgap (1.92–2.43 eV) [4]. Furthermore, unlike other 2D van der Waals (vdW) materials, In<sub>2</sub>O<sub>3</sub> offers better chemical stability in air, compatibility with dielectric layer due to the existence of surface dangling bonds, and a low thermal growing budget (225°C) during growth [5]. However, to the best of our knowledge, the performance limit of the In<sub>2</sub>O<sub>3</sub> transistors with gate lengths below 5 nm remains to be elucidated.


**Device performance.** The double gate (DG) two-probe In<sub>2</sub>O<sub>3</sub> thin film transistor (TFT) model, as shown in Figure 1(a), is used in the quantum transport simulation. The scaling behavior of hydrogenated 0.7-nm-thick In<sub>2</sub>O<sub>3</sub> TFTs is investigated for gate lengths ( $L_g$ ) below 5 nm. The detailed IV-characteristics are shown in Appendix C. The on-state current ( $I_{on}$ ) of In<sub>2</sub>O<sub>3</sub> TFT satisfies the ITRS stan-

dards for high-performance (HP) and low-power (LP) applications at gate lengths of 3 and 4 nm, respectively. Under the underlap (UL) optimized technique, the short-channel effect is effectively surpassed by reducing the tunneling current (Appendix D). In<sub>2</sub>O<sub>3</sub> TFTs exhibit higher on-state current ( $I_{on}$ ) than InSe, silicene, and MoS<sub>2</sub> FETs for HP applications at a gate length of 5 nm and show comparable performance to Bi<sub>2</sub>O<sub>2</sub>Se FETs at 3 nm, as shown in Figure 1(b). However, their LP performance remains competitive, meeting the ITRS standards only at 5 nm (Figure 1(c)). The subthreshold swing (SS) of In<sub>2</sub>O<sub>3</sub> TFTs is observed to range from 78 to 160 mV/dec, significantly outperforming competing 2D materials such as MoS<sub>2</sub> and InSe in electrostatic control as shown in Figure 1(d).

**Strain engineering.** Strain engineering is applied to further optimize the performance of ultrathin In<sub>2</sub>O<sub>3</sub> TFTs (Appendix E). A 1% tensile strain reduces the bandgap, increasing the carrier concentration and boosting  $I_{on}$  by 97% for a 4-nm- $L_g$  device. However, excessive strain induces lattice distortions, leading to performance degradation.

**In<sub>2</sub>O<sub>3</sub> TFT-based inverter.** Most oxide semiconductor TFTs only have either *n*- or *p*-type devices and inverters are usually based on both *n*-type and *p*-type MOSFETs. A pseudo-CMOS design has been proposed in the experiment to realize an inversion function using only unipolar TFTs. Four types of pseudo-CMOS design inverters, i.e., pseudo

\* Corresponding author (email: jinglu@pku.edu.cn)



**Figure 1** (Color online) (a) Atomic configuration of 0.7-nm thickness hydrogenated  $\text{In}_2\text{O}_3$  structure (left) and schematic view of the double gate (DG)  $\text{In}_2\text{O}_3$  TFT (right); comparison of (b)  $I_{\text{on}}$  (HP standard), (c)  $I_{\text{on}}$  (LP standard), (d) SS; (e) voltage transfer curves (VTCs) and circuit diagram of the  $\text{In}_2\text{O}_3$ -based pseudo depletion load inverter (PDL); (f) transfer characteristic curves of  $\text{In}_2\text{O}_3$  TFTs with gate lengths of 5, 4, and 2 nm at temperatures of 0 and 300 K; (g) PDP vs.  $\tau$  of the  $n$ -type 5-nm- $L_g$  MOSFET with different channel materials for HP applications (the blue and green dashed lines are ITRS 2013 and IRDS 2022 version requirements of EDP, respectively; the 2028 technical nodes are denoted by purple and blue balls.); (h)  $I_{\text{on}}$  vs.  $m^*$  map of MOSFETs at  $L_g = 5$  nm.

enhancement load inverter (PEL), pseudo depletion load inverter (PDL), linear enhancement load inverter (LEL), and conventional depletion load inverter (DL), are characterized to evaluate the performance of  $\text{In}_2\text{O}_3$  TFTs on circuit level (Appendix F). Among four configurations, the PDL inverter achieves the highest voltage gain of 5 while maintaining rail-to-rail operation as shown in Figure 1(e).

**Electron-phonon coupling (EPC) effect.** The EPC effect is a critical factor affecting device performance in the nanoscale regime. Phonon-assisted tunneling increases off-state currents, particularly at elevated temperatures. Simulations using the special thermal displacement (STD) method are shown in Figure 1(f). The off-state current for a 5 nm  $L_g$  device increases by four orders of magnitude compared to 0 K. The  $I_{\text{on}}$  of the 4-nm- $L_g$  device is reduced by approximately 36% due to the EPC effect, yet it still meets ITRS standards. Further analysis highlights the impact of EPC on the local device density of states (LDDOS) (Appendix G). The broadening and shifting of energy states under EPC modify the tunneling barrier, increasing the tunneling probability.

**Conclusion.**  $\text{In}_2\text{O}_3$  TFTs demonstrate superior energy-delay product (EDP) compared to  $\text{MoS}_2$  MOSFETs and achieve similar switching speeds with lower energy consumption than  $\text{Bi}_2\text{O}_2\text{Se}$  MOSFETs, ensuring excellent device performance. However, silicene,  $\text{GaAsH}_2$ , and InSe MOSFETs exhibit smaller EDPs. The U-shaped relationship between  $I_{\text{on}}$  and effective mass ( $m^*$ ) in 5-nm- $L_g$  MOSFETs highlights the trade-off between thermal velocity ( $v_{\text{th}}$ ) and density of states (DOS) as shown in Figure 1(g). When  $m^* < 0.4m_0$ ,  $v_{\text{th}}$  dominates  $I_{\text{on}}$ , whereas DOS becomes significant for  $m^* > 0.4m_0$ .

**Discussion.** In summary, we investigate 0.7-nm-thick  $\text{In}_2\text{O}_3$  TFTs at sub-5 nm gate lengths. UL-optimized ultra-

thin  $\text{In}_2\text{O}_3$  TFTs meet ITRS HP and LP standards down to gate lengths of 3 and 4 nm, respectively. Compared to typical 2D FETs, they offer higher  $I_{\text{on}}$ , lower EDP, and reduced power consumption, outperforming  $\text{Bi}_2\text{O}_2\text{Se}$  MOSFETs. Pseudo-CMOS designs show rail-to-rail operation with voltage gains of 5 in PDL and DL inverters. At 4-nm gate length, they meet ITRS standards even at 300 K despite the modest EPC effect. Their high performance, energy efficiency, and transparency make them ideal for low-power logic circuits and transparent, flexible electronics.

**Acknowledgements** This work was supported by National Natural Science Foundation of China (Grant Nos. 12274002, 91964101), Ministry of Science and Technology of China (Grant No. 2022YFA1203904), Fundamental Research Funds for the Central Universities, High-performance Computing Platform of Peking University, and MatCloud + High Throughput Materials Simulation Engine.

**Supporting information** Appendixes A–H. The supporting information is available online at [info.scichina.com](http://info.scichina.com) and [link.springer.com](http://link.springer.com). The supporting materials are published as submitted, without typesetting or editing. The responsibility for scientific accuracy and content remains entirely with the authors.

## References

1. Quhe R, Xu L, Liu S, et al. Sub-10 nm two-dimensional transistors: theory and experiment. *Phys Rep*, 2021, 938: 1–72
2. Si M, Lin Z, Chen Z, et al. Scaled indium oxide transistors fabricated using atomic layer deposition. *Nat Electron*, 2022, 5: 164–170
3. Charnas A, Lin Z, Zhang Z, et al. Atomically thin  $\text{In}_2\text{O}_3$  field-effect transistors with 1017 current on/off ratio. *Appl Phys Lett*, 2021, 119: 263503
4. Si M, Hu Y, Lin Z, et al. Why  $\text{In}_2\text{O}_3$  can make 0.7 nm atomic layer thin transistors. *Nano Lett*, 2021, 21: 500–506
5. Si M, Lin Z, Chen Z, et al. High-performance atomic-layer-deposited indium oxide 3-D transistors and integrated circuits for monolithic 3-D integration. *IEEE Trans Electron Devices*, 2021, 68: 6605–6609