• LETTER •



February 2025, Vol. 68, Iss. 2, 129404:1–129404:2 https://doi.org/10.1007/s11432-024-4245-7

## An AND-type 1T-FeFET array with robust write and read operations

Jiacheng XU<sup>1,2†</sup>, Jiayi ZHAO<sup>3†</sup>, Hongrui ZHANG<sup>1</sup>, Haoji QIAN<sup>1,2</sup>, Jiani GU<sup>2</sup>, Bowen CHEN<sup>2</sup>, Gaobo LIN<sup>2</sup>, Rongzong SHEN<sup>2</sup>, Xinda SONG<sup>2</sup>, Huan LIU<sup>1,2</sup>, Yian DING<sup>1</sup>, Minglei MA<sup>1</sup>, Miaomiao ZHANG<sup>1</sup>, Xiao YU<sup>1</sup>, Bing CHEN<sup>1</sup>, Ran CHENG<sup>3</sup>, Gaobo XU<sup>4</sup>, Huaxiang YIN<sup>4</sup>, Yan LIU<sup>1</sup>, Jiajia CHEN<sup>1,2\*</sup>, Chengji JIN<sup>1,2\*</sup> & Genquan HAN<sup>1</sup>

<sup>1</sup>Hangzhou Institute of Technology and School of Microelectronics, Xidian University, Hangzhou 311231, China <sup>2</sup>Zhejiang Lab, Hangzhou 311121, China

<sup>3</sup>College of Integrated Circuits, Zhejiang University, Hangzhou 311200, China <sup>4</sup>Key Laboratory of Microelectronics Devices and Integrated Technology, Institute of Microelectronics, Chinese Academy of Sciences, Beijing 100029, China

Received 7 June 2024/Revised 27 August 2024/Accepted 28 November 2024/Published online 15 January 2025

Citation Xu J C, Zhao J Y, Zhang H R, et al. An AND-type 1T-FeFET array with robust write and read operations. Sci China Inf Sci, 2025, 68(2): 129404, https://doi.org/10.1007/s11432-024-4245-7

HfO<sub>2</sub>-based ferroelectric field-effect transistor (FeFET) has become a promising solution for next-generation embedded non-volatile memory (NVM) owing to its complementary metal-oxide-semiconductor (CMOS) compatibility, small footprint, high performance, and non-destructive readout [1]. Recent research of HfO<sub>2</sub>-based FeFET has focused on the device operation mechanisms as well as reliability issues such as the interplay between polarization switching and charge trapping/detrapping [2], read-after-write latency [3] and endurance degradation [4]. It has been demonstrated that endurance higher than  $10^{10}$  cycles with negligible read-after-write latency is possible if the gate stack of FeFET is well engineered [5]. Although the performance of FeFET has been significantly improved from the device level. Actual memory applications will require FeFET interconnecting in an array, where the write and read operations of the selected memory cell may affect the states of the neighboring un-selected cells. Investigation of array-level operations of FeFET is in desperate need of understanding the potential disturbing issues and optimization of operation schemes.

In this study, we have fabricated and systematically characterized FeFET cells as well as AND-type arrays with comparatively large sizes. The program disturb issue in an AND-type FeFET array is investigated and mitigated by applying suitable program inhibition schemes. In addition, the optimized read gate voltage ( $V_g$ ) is determined by the trade-off between device-to-device (D2D) variation and the on/off ratio of drain current ( $I_d$ ) according to both measurement and simulation results. Finally, robust write and read operations of a 1-kbit AND-type FeFET array are experimentally demonstrated with the optimized program and read conditions.

Experiment. Figure 1(a) illustrates the schematic of a Fe-FET cell as well as the cross-sectional transmission electron microscope (TEM) image of TiN/HZO/SiO<sub>2</sub>/Si gate stack. The detailed fabrication process can be found in Appendix A. The gate length  $(L_g)$  and width (W) of characterized devices are 0.5 and 8 µm, respectively. Meanwhile, ANDtype FeFET arrays are fabricated on the same wafer by the same process. To enable the highest storage density, using a single FeFET (1T) as a unit cell is preferred. Figure 1(b) shows the configuration of an AND-type 1T-FeFET array, where the bit-lines (BLs) and source-lines (SLs) connecting FeFET source/drain (S/D) run in row-wise, while the wordlines (WLs) connecting the gate run in column-wise. Note that all the cells share the same p-well, which enables erase in a block unit, and is suitable for memory arrays of large size. After array fabrication, the 1-kbit  $(32 \times 32)$  ANDtype FeFET array is packaged and mounted on a printed circuit board (PCB) for the electrical characterization (Figure 1(c)). Access to each cell and array-level operations is carried out by a customized switch matrix on a PCB for source selection.

Results and discussions. The basic characteristics of Fe-FET cells can be found in Appendix B. By implementing the operation schemes illustrated in Figure 1(d), each memory cell in an array can be accessed and written into different states.  $V_{\rm PRG}$ ,  $V_{\rm ERS}$  and  $V_{\rm RWL}/V_{\rm RBL}$  represent program voltage, erase voltage and read voltage on WL/BL, respec-

<sup>\*</sup> Corresponding author (email: chenjiajia@xidian.edu.cn, cjjin@ieee.org)

<sup>&</sup>lt;sup>†</sup> These authors contributed equally to this work.



Figure 1 (Color online) (a) The schematic of a FeFET cell and the cross-sectional TEM image of TiN/HZO/SiO<sub>2</sub>/Si gate stack in a fabricated device. (b) The configuration of an AND-type 1T-FeFET array in this study. (c) The packaged 1-kbit ( $32 \times 32$ ) AND-type FeFET array for electrical characterization. (d) Operation table of an AND-type FeFET array. (e) Read  $I_d$ - $V_g$  of FeFET cells in a 1-kbit AND-type array. (f) Distribution of read  $I_d$  at  $V_g = 1.2$  V for program and erase states. The normalized variation ( $\sigma/\mu$ ) of read  $I_d$  as a function of  $V_g$  for (g) program and (h) erase states. (i) The average ratio of read  $I_d$  in program and erase states ( $I_{on}/I_{off}$  ratio) versus  $V_g$ . Measured 2D mapping of BL current for (j) erase and (k) program states of each cell in a 1-kbit AND-type FeFET array. Measured 2D mapping of BL current of each cell after selective program for the (l) first and (m) hundredth cycles.

tively. Here,  $V_{\rm PRG}/2$  scheme is utilized for the inhibition of program disturb. The detailed disturb analysis, including both  $V_{\rm PRG}/2$  and  $V_{\rm PRG}/3$  bias schemes, can be found in Appendix C. Figure 1(e) plots read  $I_{\rm d}$ - $V_{\rm g}$  of FeFET cells in a 1-kbit AND-type array. The statistical distributions of read  $I_{\rm d}$  at  $V_{\rm g}=1.2$  V for both program and erase states are summarized in Figure 1(f). The normalized variation  $(\sigma/\mu)$ of read  $I_{\rm d}$  at  $V_{\rm g} = 1.2$  V are 0.12 and 0.16 for program and erase states, respectively. The larger D2D variation in program state can be attributed to channel percolation paths formation around weak inversion by stochastic switching of ferroelectric domains, and random spatial fluctuation of ferroelectric and dielectric phases in polycrystalline HfO<sub>2</sub> thin film. Figures 1(g) and (h) plot  $\sigma/\mu$  as a function of  $V_{\rm g}$ for program and erase states, respectively. In the target range of read  $V_{\rm g}, \, \sigma/\mu$  increases as  $V_{\rm g}$  becomes larger for the erase state while decreasing for the program state. This phenomenon can be explained by the fact that the largest  $\sigma/\mu$ should be achieved around weak inversion due to channel percolation path formation. To realize the smallest variation of read  $I_{\rm d}$  in the program state, read  $V_{\rm g}$  should be as high as possible. However, the average on/off ratio of read  $I_{\rm d}$  ( $I_{\rm on}/I_{\rm off}$  ratio) decreases significantly when  $V_{\rm g}$  is higher than 1.3 V, as shown in Figure 1(i). As a result, the proper choice of read  $V_{\rm g}$  is essential for the trade-off between D2D variation and  $I_{\rm on}/I_{\rm off}$  ratio, and therefore a high sense margin. Suitable read  $V_{\rm g}$  would be even more essential for FeFET cells with smaller size (sub-100 nm), since the larger variation is induced by the limited number of grains in ferroelectric  $HfO_2$ . The corresponding analysis is provided in Appendix D.

According to the statistical analysis of measurement results, the optimum  $V_{\rm RWL}$  for array-level operations is chosen to be 1.2 V for a high  $I_{\rm on}/I_{\rm off}$  ratio with acceptable variations. Figures 1(j) and (k) plot 2D mapping of the BL current for erase and program states of each cell in a 1-kbit AND-type FeFET array, respectively. Next, we selectively program the cells in an array to a target pattern by  $V_{\rm PRG}/2$  inhibition scheme. Figures 1(l) and (m) plot measured 2D mapping of the BL current of each cell after the selective program for the first and hundredth write cycles, respectively.

Robust operations of 1-kbit AND-type FeFET array are experimentally demonstrated with excellent disturb immunity and decent  $I_{\rm on}/I_{\rm off}$  ratio.

Conclusion. We have investigated the feasibility of arraylevel operations of FeFET in AND configuration. FeFET devices as well as AND-type arrays have been fabricated and systematically characterized. The disturb-free operations are verified by measurement on both a single cell and an AND-type array. Moreover, optimum read  $V_{\rm g}$  is determined according to the trade-off between D2D variation and  $I_{\rm on}/I_{\rm off}$  ratio. Such trade-off is even more essential for devices with small size in advanced technology nodes, since the larger variation is induced by a limited number of grains in ferroelectric HfO<sub>2</sub> as indicated by the simulation results. Finally, robust write and read operations of a 1-kbit ANDtype FeFET array are experimentally demonstrated.

Acknowledgements This work was supported in part by National Key R&D Program of China (Grant No. 2023YFB4402303) and National Natural Science Foundation of China (Grant Nos. 62204228, 62204229, 62204226, 62025402, 91964202).

**Supporting information** Appendixes A–D. The supporting information is available online at info.scichina.com and link. springer.com. The supporting materials are published as submitted, without typesetting or editing. The responsibility for scientific accuracy and content remains entirely with the authors.

## References

- 1 Dunkel S, Trentzsch M, Richter R, et al. A FeFET based super-low-power ultra-fast embedded NVM technology for 22nm FDSOI and beyond. In: Proceedings of IEEE International Electron Devices Meeting (IEDM), 2017
- national Electron Devices Meeting (IEDM), 2017
  Jin C, Xu J, Gu J, et al. Polarization-induced temperature instability of HfO<sub>2</sub>-based ferroelectric FET. IEEE Electron Dev Lett, 2024, 45: 32–35
- 3 Kleimaier D, Mulaosmanovic H, Dunkel S, et al. Demonstration of a p-type ferroelectric FET with immediate readafter-write capability. IEEE Electron Dev Lett, 2021, 42: 1774–1777
- 4 Tian F, Zhao S, Xu H, et al. Impact of interlayer and ferroelectric materials on charge trapping during endurance fatigue of FeFET with TiN/Hf<sub>x</sub>Zr<sub>1-x</sub>O<sub>2</sub>/Interlayer/Si (MFIS) gate structure. IEEE Trans Electron Dev, 2021, 68: 5872-5878
- 5 Kim B H, Kuk S H, Kim S K, et al. Effect of scandium insertion into the gate-stack of ferroelectric field-effect transistors. IEEE Trans Electron Dev, 2023, 70: 1996–2000