

## Substrate bias effects in p-channel GaN-on-Si transistors

Mengyao ZHAO<sup>1</sup>, Jie MA<sup>1</sup>, Lanlan YANG<sup>2</sup>, Chuanqi PAN<sup>3</sup>, Denggui WANG<sup>3</sup>,  
Jianjun ZHOU<sup>3</sup>, Sheng LI<sup>1</sup>, Jiaying WEI<sup>1</sup>, Long ZHANG<sup>1\*</sup>,  
Siyang LIU<sup>1</sup> & Weifeng SUN<sup>1\*</sup>

<sup>1</sup>National ASIC System Engineering Research Center, School of Integrated Circuits, Southeast University, Nanjing 210096, China;

<sup>2</sup>National Center of Technology Innovation for Electronic Design Automation, Southeast University, Nanjing 210096, China;

<sup>3</sup>National Key Laboratory of Solid-State Microwave Devices and Circuits, Nanjing 210016, China

Received 30 May 2024/Revised 11 August 2024/Accepted 11 November 2024/Published online 17 December 2024

**Citation** Zhao M Y, Ma J, Yang L L, et al. Substrate bias effects in p-channel GaN-on-Si transistors. *Sci China Inf Sci*, 2025, 68(1): 119405, <https://doi.org/10.1007/s11432-024-4213-4>

The drain current ( $I_D$ ) of the n-channel GaN field-effect-transistor (n-FET) is influenced by the substrate-to-source bias voltage ( $V_{BS}$ ) (substrate bias effect) [1]. Actually, non-zero  $V_{BS}$  is also likely to occur in p-FET in real application, because the source electrode of p-FET is usually connected to high voltage. This study reports the dependency between  $I_D$  and  $V_{BS}$  in p-FET for the first time, and analyzes the underlying mechanisms from the perspective of vertical electric field (EF) distribution.

**Device structure and measurement setup.** The schematic cross section and photograph of the devices under test are shown in Figures 1(a) and (b). The devices are standard GaN CMOS structure, with 50-nm p<sup>++</sup>-GaN layer (Mg:  $1 \times 10^{20} \text{ cm}^{-3}$  with 2% to 3% ionization rates), 30-nm p<sup>+</sup>-GaN cap layer (Mg:  $1 \times 10^{18} \text{ cm}^{-3}$ ), 20-nm Al<sub>0.22</sub>Ga<sub>0.78</sub>N barrier layer and 2- $\mu\text{m}$  GaN buffer layer on P-Si substrate. The depth of gate recess in p-FET is 70 nm. The p<sup>++</sup>-GaN layer and the p<sup>+</sup>-GaN layer are collectively referred to as p-GaN. The drain to source distance ( $L_{DS}$ ), gate length ( $L_G$ ) and gate width ( $W_G$ ) is  $L_{DS}/L_G/W_G = 8 \mu\text{m}/1 \mu\text{m}/20 \mu\text{m}$  for n-FET and  $4 \mu\text{m}/1 \mu\text{m}/200 \mu\text{m}$  for p-FET.

There are two kinds of measurement setups based on Agilent B1500A in this study. (1) Quasi-static measurement:  $I_D$ - $V_{DS}$  measurements are conducted at various  $V_{BS}$ , where the drain current in the fresh device at  $V_{BS} = 0 \text{ V}$  is referred to as  $I_0$ . (2) Transient measurement: the substrate was first biased at  $V_{BS} = \pm 80 \text{ V}$  for 10 min. After removing  $V_{BS}$  stress,  $I_D$  is sampled at  $V_{DS} = -10 \text{ V}$ ,  $V_{GS} = -4 \text{ V}$  and  $V_{BS} = 0 \text{ V}$ , until  $I_D$  returns to  $I_0$ .

**Quasi-static measurement.** The quasi-static measurement results of p-FET are shown in Figure 1(c), in which the curve at  $V_{BS} = 0 \text{ V}$  is marked with red circles. The relationship between normalized  $I_D$  and  $V_{BS}$  of both p-FET and n-FET is further plotted in Figure 1(d), where normalized  $I_D$  is the ratio of  $I_D$  to  $I_0$ . Normalized  $I_D$  of n-FET


remains constant under positive  $V_{BS}$ , and decreases under negative  $V_{BS}$ , which is in accordance with the report in [1]. Nevertheless, in p-FET,  $I_D$  shows a reduction of 21.7% at  $V_{BS} = 80 \text{ V}$  compared to  $I_0$ , and exhibits an increment of 17.5% at  $V_{BS} = -80 \text{ V}$ . This monotonic dependency has not been reported in literature yet.

It is proposed that the change of  $I_D$  is related to the vertical EF in the channel [2]. According to classical electrostatics, EF lines start from positive charges and terminate at negative charges. That means, when vertical EF lines point into the channel, there will be more electrons (i.e., fewer holes) in the channel. When EF lines point out from the channel, there will be fewer electrons (i.e., more holes).  $V_{BS}$  impacts vertical EF distribution through two mechanisms: (1)  $V_{BS}$  acts as a back gate which directly generates vertical EF lines via field effect; (2)  $V_{BS}$  induces carrier injection and space charge ( $Q_{\text{space}}$ ) formation in the buffer layer, which further modulates EF distribution (Figures 1(e) and (f)).

Under positive  $V_{BS}$ , the back gate generates upward vertical EF pointing from the substrate to the channel, and electrons are injected from 2DEG and/or ohmic contacts into the buffer layer to form negative space charges ( $Q_{\text{space}} < 0$ ). For n-FET (the left of Figure 1(g)), the negative  $Q_{\text{space}}$  can absorb all the upward electric EF lines and screen 2DEG from being influenced, resulting in a nearly constant  $I_D$  [1]. In terms of p-FET (the right of Figure 1(g)), electron injection is significantly weaker than in n-FET for two reasons: first, 2DEG outside the gate region is depleted by p-GaN; second, ohmic contacts cannot provide electrons, as they are separated from 2DEG by p-GaN. As a result, the negative  $Q_{\text{space}}$  can merely absorb part of the upward EF lines. The rest of the upward electric EF lines enter the p-GaN channel and decrease the hole density. Hence,  $I_D$  of p-FET is lower than  $I_0$  under positive  $V_{BS}$ .

Under negative  $V_{BS}$ , both electrons and holes contribute

\* Corresponding author (email: longzh@seu.edu.cn, swffrog@seu.edu.cn)



**Figure 1** (Color online) Schematic and measurement results. (a) Schematic cross section and (b) photograph of fabricated GaN-on-Si n-FET and p-FET. (c) Quasi-static  $I_D$ - $V_{DS}$  measurement of p-FET at  $V_{GS} = -4$  V. (d) Normalized  $I_D$ - $V_{BS}$  of n-FET and p-FET. Schematic energy band diagram under (e) positive and (f) negative  $V_{BS}$ . Schematic space charge and vertical EF lines under (g) positive and (h) negative  $V_{BS}$ . Transient measurement after removing (i) positive and (j) negative  $V_{BS}$ , where “R” responds to the moment of  $V_{BS}$  removal.

to the formation of space charges. However, the energy barrier at the GaN/Si interface hinders the electron injection [3], and the low hole mobility in bulk GaN also leads to inefficient hole injection. In the case of n-FET (the left of Figure 1(h)), hole injection only occurs under the gate region, so the total  $Q_{space}$  is still negative. Both the back gate and negative  $Q_{space}$  attract EF lines to point out from 2DEG, which leads to lower electron density and smaller  $I_D$ . When it comes to p-FET (the right of Figure 1(h)), hole injection becomes stronger than in n-FET because there is a larger area of p-GaN. The later transient measurements validate that  $Q_{space}$  of p-FET under negative  $V_{BS}$  is positive. The positive  $Q_{space}$  and the back gate create EF lines in opposite directions. Since p-FET exhibits a larger  $I_D$  under negative  $V_{BS}$ , it is inferred that the impact of the back gate is more predominant, which creates downward EF lines to point out from the channel.

**Transient measurement.** It has been mentioned that  $V_{BS}$  modulates channel carrier densities through the back gate and space charges, and the quasi-static measurement results are a combination of the two factors. If a long-term  $V_{BS}$  stress is suddenly removed, the back gate will also disappear instantaneously, but the space charges will continue impacting  $I_D$  because part of the injected carriers are captured by the traps in the buffer layer. We can conduct transient measurements and monitor the recovery trend of  $I_D$  after removing  $V_{BS}$  to verify the existence about the space charges.

In this study, the origin of space charges is assumed to be the ionization of traps, which means electrons and holes are respectively captured by acceptor-like and donor-like traps. The de-ionization of traps is not taken into account because it only occurs at high  $V_{BS}$  (over 100 V) [4].

When a positive  $V_{BS}$  is switched back to 0 V (“R” in Figure 1(i)), trapped electrons (negative  $Q_{space}$ ) attract down-

ward EF lines to point out from the channel, so that  $I_D$  at “R” is about 21% higher than  $I_0$ . After about 400 s,  $I_D$  gradually recovers to  $I_0$ , along with the release of trapped electrons.

On the other hand, upon the removal of negative  $V_{BS}$ ,  $I_D$  is 7% lower than  $I_0$  at “R” in Figure 1(j), which validates a positive  $Q_{space}$  at this moment.  $I_D$  first drops to a minimum value (15% lower than  $I_0$ ), and then recovers to  $I_0$  over 600 s. The non-monotonic recovery process of  $I_D$  after “R” indicates the involvement of both electrons and holes, with trapped electrons being released earlier than holes.

**Conclusion.** This work studies the substrate bias effect in p-channel GaN transistors for the first time. The drain current is observed to decrease under positive  $V_{BS}$  and increase under negative  $V_{BS}$ . Such a phenomenon is explained through the effect of the back gate and space charges.

**Acknowledgements** This work was supported by National Key R&D Program of China (Grant No. 2023YFB4403700), National Natural Science Foundation of China (Grant No. 62274032), Fundamental Research Funds for Central Universities (Grant No. 2242022R40010), Natural Science Foundation of Jiangsu Province (Grant Nos. BK20231150, BK20232006), Distinguished Young Scientists Foundation of Jiangsu Province (Grant No. BK20230025), Technological Achievements of Jiangsu Province (Grant No. BA2022005), and Key Research Program of Jiangsu Province (Grant No. BE2022058-3).

## References

- Yang S, Zhou C, Han S, et al. Impact of substrate bias polarity on buffer-related current collapse in AlGaIn/GaN-on-Si power devices. *IEEE Trans Electron Dev*, 2017, 64: 5048–5056
- Bisi D, Meneghini M, Marino F A, et al. Kinetics of buffer-related  $R_{ON}$ -increase in GaN-on-silicon MIS-HEMTs. *IEEE Electron Dev Lett*, 2014, 35: 1004–1006
- Yang S, Jiang Q, Li B, et al. GaN-to-Si vertical conduction mechanisms in AlGaIn/GaN-on-Si lateral heterojunction FET structures. *Phys Status Solidi C*, 2014, 11: 949–952
- Zhou C, Jiang Q, Huang S, et al. Vertical leakage/breakdown mechanisms in AlGaIn/GaN-on-Si devices. *IEEE Electron Dev Lett*, 2012, 33: 1132–1134