

Demonstration of normally-off p-channel GaN transistor with high threshold voltage and low subthreshold swing based on single p-GaN

Yangfeng LI¹, Zian DONG¹, Shuai CHEN², Qin WANG³, Tong LI¹, Shulin CHEN¹,
Kun ZHENG¹, Jie ZHANG^{2*}, Guojian DING^{3*}, Yang WANG³, Haiqiang JIA³,
Rong YANG^{1*} & Lei LIAO¹

¹Changsha Semiconductor Technology and Application Innovation Research Institute,
College of Semiconductors (College of Integrated Circuits), Hunan University, Changsha 410082, China;

²Hunan San'an Semiconductor Co., Ltd., Changsha 410000, China;

³Songshan Lake Materials Laboratory, Dongguan 523808, China

Received 8 April 2024/Revised 26 June 2024/Accepted 5 August 2024/Published online 19 August 2024

GaN outperforms silicon in applications with high power and high frequency owing to the high critical electric field and high electron mobility. However, the hole-based GaN transistors which are pivotal to the GaN-based CMOS circuits and high-side switching are still under investigation. Two-dimensional hole gas (2DHG) has been used to demonstrate the p-channel GaN field-effect-transistors (FETs) [1–5]. However, almost all of the contemporary research are based on the heterostructures (e.g., p-GaN/AlN, p-GaN/AlGaIn, p-GaN/AlInGaIn), as the 2DHG is likely to be generated adjacent to the interface benefiting from the polarization effect. The epitaxial design of the heterostructures is relatively complex and less cost-effective. Even more, selective regrowth is required for some of the p-FETs, which has limited reproducibility and is time-consuming and costly. In addition, a parasitic two-dimensional electron gas (2DEG) channel is always unavoidable in most of the aforementioned structures [4]. Moreover, the reproducibility of the device performance is affected by the 2DHG which is vulnerable to factors such as the Al composition, the thickness of the back barrier, the thickness of p-GaN, and the delay effect of Mg.

In this study, we fabricate the GaN p-FETs using a single p-GaN epitaxially grown on a 6-inch Si substrate, which is easier to scale up and more cost-effective. The parasitic 2DEG channel is also excluded as the p-channel locates in the single p-GaN rather than the heterointerface. A gate-recessed design is adopted to engineer E-mode (normally-off) GaN p-FETs. Several outstanding DC performances have been obtained.

Experiments. The schematic diagram of the GaN p-FET device with a gate length of 50 μm (100 μm gate width) as well as the epilayer structure is delineated in Figure 1(a). A 300 nm p-GaN is grown on a 6-inch GaN-on-Si template. Below the 300 nm p-GaN is the 1 μm -thick insulating GaN doped with carbon, which acts as the isolation layer for each device. The cross-sectional structure is shown

in Figure 1(b) by transmission electron microscopy (TEM). The source (S) and drain (D) electrodes are designed by photolithography. A Ni(20 nm)/Au(40 nm) metal stack is deposited by e-beam evaporation followed by annealing in oxygen at 550°C for 10 min. Then the devices are isolated by ICP and passivated by SiO₂. A \sim 280 nm-deep gate recess is determined by ICP. The gate metal composed of Ti(20 nm)/Al(500 nm)/Ni(20 nm) is on a 20 nm Al₂O₃ dielectric layer.

Results and discussion. The ohmic contact resistivity is evaluated by transfer length method (TLM) [4] with R_c of 129 $\Omega\cdot\text{mm}$ and R_{sh} of 219 $\text{k}\Omega/\square$ (Figure 1(c)). With positive sweep (i.e., V_{GS} from -9 to 2 V) (Figure 1(d)), the GaN p-FET with a gate length of 50 μm demonstrates a V_{th} of -5.3 V by linear extrapolation [1]. While with negative sweep (i.e., V_{GS} from -9 to 2 V) (Figure 1(e)), the V_{th} shifts to -4.4 V, showing a V_{th} hysteresis of 0.9 V, which may be caused by the traps located in the interface between the p-channel and dielectric. The I_g is in the range of few nA/mm as $V_g > -8$ V, guaranteeing an ultra-low static power consumption in CMOS ICs. Figure 1(f) shows an I_{ON}/I_{OFF} ratio of 2.4×10^5 and SS values under negative and positive sweeps of 136 and 186 mV/dec, respectively. The R_{ON} is extracted at $V_{DS} = -5$ V from Figure 1(g). A maximum output current density of 9.0×10^{-5} mA/mm is obtained at $V_{DS} = -10$ V. The low output current should be partly due to the long gate length ($L_g = 50 \mu\text{m}$). The GaN p-FET is completely turned off at $V_{GS} = 0$ V with an I_g of $\sim 4.2 \times 10^{-7}$ mA/mm, indicating an ultra-low static power consumption which is desired in CMOS logic gates [4]. Figure 1(h) benchmarks the V_{th} and SS with other GaN p-FETs. The GaN p-FET in this study demonstrates the highest V_{th} among all the state-of-the-art ones, which all benefit from the 2DHG generated by the heterostructures. The one in this study also preserves the lowest SS among all the p-FETs with a GaN/Al(GaN) heterostructure. By scaling down the gate length and width to 3 and 20 μm , a V_{th} of

* Corresponding author (email: jack_zhang@san-an-ic.com, dingguojian@sslslab.org.cn, yangrong@hnu.edu.cn)




Figure 1 (Color online) (a) Schematic diagram and (b) cross-sectional TEM image of an E-mode GaN p-FET with a gate length of 50 μm . (c) TLM results of the as-fabricated Ni/Au contact pads. The transfer characteristics of the GaN p-FET with positive (d) and negative (e) sweeps. (f) Switching and (g) output characteristics. (h) Benchmark of GaN p-FETs in terms of V_{th} and SS. (i) Transfer and (j) output characteristics of the GaN p-FET with a gate length of 3 μm .

-1.8 V , a hole mobility of $0.002\text{ cm}^2/\text{V}\cdot\text{s}$, and an $I_{\text{ON}}/I_{\text{OFF}}$ ratio of 2.3×10^6 are extracted from Figure 1(i). An output current of $4.2\text{ }\mu\text{A}/\text{mm}$ is obtained under a gate voltage of -8 V from Figure 1(j). An R_{ON} of $1.7\text{ M}\Omega\cdot\text{mm}$ is extracted at $V_{\text{DS}} = -3\text{ V}$. The output performance is limited by the deeper depth of the gate recess. Further reducing the thickness of Al_2O_3 dielectric layer or using the high-K dielectric materials to increase gate-channel capacitance may improve the device performance. Moreover, scaling down the gate length will also benefit the improvement of output current.

Conclusion. The E-mode GaN p-FETs of different gate lengths on single p-GaN are demonstrated. With a gate length of $50\text{ }\mu\text{m}$, the p-FET exhibits a high V_{th} up to -4.4 V and a low SS of $136\text{ mV}/\text{dec}$ with an $I_{\text{ON}}/I_{\text{OFF}}$ ratio of 2.4×10^5 and low I_g . By scaling down the gate length to $3\text{ }\mu\text{m}$, an output current of $4.2\text{ }\mu\text{A}/\text{mm}$ is obtained, revealing the probability of fabricating normally-off p-FET on single p-GaN, which paves a facile and cost-effective way to fabricate GaN complementary and power integrated circuits.

Acknowledgements This work was supported by Hunan Provincial Natural Science Foundation of China (Grant No. 2024JJ6157), Natural Science Foundation of Changsha (Grant No. kq2208213), National Natural Science Foundation of China (Grant No. 62122084), Education Department of Hunan

Province (Grant No. 22B0020), Synergetic Extreme Condition User Facility (Grant No. 2024-SECUF-PT-001871), and Fundamental Research Funds for the Central Universities (Grant No. 531118010804).

References

- Nakajima A, Kubota S, Tsutsui K, et al. GaN-based complementary metal-oxide-semiconductor inverter with normally off Pch and Nch MOSFETs fabricated using polarisation-induced holes and electron channels. *IET Power Electron*, 2018, 11: 689–694
- Bader S J, Chaudhuri R, Nomoto K, et al. Gate-recessed E-mode p-channel HFET with high on-current based on GaN/AlN 2D hole gas. *IEEE Electron Device Lett*, 2018, 39: 1848–1851
- Chen J, Liu Z, Wang H, et al. A GaN complementary FET inverter with excellent noise margins monolithically integrated with power gate-injection HEMTs. *IEEE Trans Electron Devices*, 2022, 69: 51–56
- Zheng Z, Song W, Zhang L, et al. High I_{ON} and $I_{\text{ON}}/I_{\text{OFF}}$ ratio enhancement-mode buried p-channel GaN MOSFETs on p-GaN gate power HEMT platform. *IEEE Electron Device Lett*, 2020, 41: 26–29
- Chowdhury N, Xie Q, Niroula J, et al. Field-induced acceptor ionization in enhancement-mode GaN p-MOSFETs. In: *Proceedings of IEEE International Electron Devices Meeting (IEDM)*, San Francisco, 2020