## SCIENCE CHINA

Information Sciences



• LETTER •

September 2024, Vol. 67, Iss. 9, 199401:1–199401:2 https://doi.org/10.1007/s11432-024-4112-x

## High performance 2T0C DRAM cells based on atomic-layer-deposited InAlZnO FETs

Wen XIONG<sup>†</sup>, Binbin LUO<sup>†</sup>, Wei MENG, Bao ZHU, Xiaohan WU & Shi-Jin DING<sup>\*</sup>

School of Microelectronics, Fudan University, Shanghai 200433, China

Received 13 May 2024/Revised 5 July 2024/Accepted 25 July 2024/Published online 20 August 2024

Recently, the oxide semiconductor-based 2T0C dynamic random-access memory (DRAM) has shown great potential in monolithic three-dimensional (M3D)-integrated memory, owing to some unique advantages of oxide semiconductors, such as high electron mobility, wide band gap, and compatibility with back-end-of-line (BEOL) processes [1, 2]. More importantly, benefiting from excellent step coverage and precise nanoscale thickness controllability, atomic layer deposition (ALD) technology holds great promise for the fabrication of ultrathin oxide semiconductor transistors, especially in high-density vertical-structure 2T0C DRAM applications [3, 4]. To date, 2T0C DRAM cells based on various ALD oxide semiconductor transistors, such as ALD IGZO and ZnO, have been reported; however, their retention ability and reliability require further improvements [2, 5]. By contrast, InAlZnO (IAZO) has a larger bandgap and higher oxygen vacancy formation energy than most oxide semiconductors, such as ZnO, In<sub>2</sub>O<sub>3</sub>, and IGZO [6]. Accordingly, the use of IAZO transistors is expected to improve the retention characteristics and reliability of the 2T0C DRAM cells. In this letter, a 2T0C DRAM cell consisting of two shortchannel IAZO-based field-effect transistors (FETs) was fabricated using plasma-enhanced (PE) ALD, exhibiting a fast write speed of 10 ns, long retention time of >18 ks, 3-bit storage capability, and excellent endurance of  $>10^{11}$ . These results demonstrate the potential of ALD IAZO-based 2T0C DRAM cells in M3D integrated memory applications.

Experimental. To form a bottom gate, a 50 nm W film was deposited on the  $\mathrm{SiO}_2/\mathrm{Si}$  substrate by sputtering, followed by electron beam lithography (EBL) and dry etching. Then, a 7 nm Al<sub>2</sub>O<sub>3</sub> film was used as the gate dielectric grown by thermal ALD at 200°C. Subsequently, a 5 nm IAZO channel film was grown by plasma-enhanced ALD (PEALD) at 200°C, where In(CH<sub>3</sub>)<sub>3</sub>, Al(CH<sub>3</sub>)<sub>3</sub>, Zn(C<sub>2</sub>H<sub>5</sub>)<sub>2</sub> and O<sub>2</sub> plasma were used as the sources of In, Al, Zn, and O, respectively. The IAZO film was deposited by alternating the growth of one Al<sub>2</sub>O<sub>3</sub> cycle and two InZnO supercycles, where one InZnO supercycle contained three cycles of In<sub>2</sub>O<sub>3</sub> and one ZnO cycle. The atomic percentages of In, Al, and Zn were 33.1%, 14.2% and 7.8%, respectively. The channel was defined using EBL and wet etching. Subsequently, 50 nm Ni source/drain electrodes were formed by sputtering. Finally, a 20 nm Al<sub>2</sub>O<sub>3</sub> film was deposited on the back of the channel by thermal ALD at  $200^{\circ}\mathrm{C}$  as a

Results and discussion. Figure 1(b) shows a typical hysteresis transfer curve of the IAZO transistor with a channel length of 100 nm, where almost no hysteresis window is observed, indicating a high-quality Al<sub>2</sub>O<sub>3</sub> dielectric and an ideal interface. Figure 1(c) shows the  $V_{\rm th}$  shift of the IAZO transistors as a function of stress time under positive and negative bias stresses. After stressing at +3 and -3 V for 60 min, the  $V_{\rm th}$  shifts were 0.07 and -0.08 V, respectively. This reveals the excellent bias-stress stability of the IAZO transistor. Additionally, the memory performance of a 2T0C DRAM cell based on the aforementioned IAZO transistors was studied. Figure 1(d) shows the circuit schematic of the 2T0C DRAM cell. A timing diagram of the write and read operations is shown in Figure 1(e). During the write operation, the peak voltages applied to the write word line  $(V_{\rm WWL})$  and write bit line  $(V_{\rm WBL})$  were set to 4 and 3 V, respectively. The write time, defined as the overlap time between  $V_{\mathrm{WWL}}$  and  $V_{\mathrm{WBL}}$ , was 10 ns. During the read operation, a negative hold voltage  $(V_{\rm Hold})$  was applied to the write word line (WWL) to minimize the off-current of  $T_{\text{Write}}$ . The voltages applied to the read bit line  $(V_{\text{RBL}})$ and read word line  $(V_{\mathrm{WBL}})$  were kept at 0.1 and 0 V, respectively, to determine the memory state through the source-drain current  $(I_{Read})$  of  $T_{Read}$ . Figure 1(f) shows the relationship between storage node voltage  $(V_{\rm SN})$  and  $I_{\text{Read}}$  determined by polynomial fitting. Figure 1(g) shows  $V_{\rm SN}$  as a function of time before and after the write operation. The retention time ( $t_{\text{retention}}$ ) of the 2T0C DRAM cells (defined as the time required for  $V_{\rm SN}$  to drop to 0.1 V) was more than 18 ks, which is attributed to the extremely low off-current of the IAZO transistors. The storage capacitance ( $C_{\rm s}$ ) was approximately 15 fF, which was calculated based on the gate dielectric capacitance density and capacitance area of the  $T_{\mathrm{Read}}$ . The actual off-state leakage current

passivation layer using the Al(CH<sub>3</sub>)<sub>3</sub> and H<sub>2</sub>O precursors. The threshold voltage ( $V_{\rm th}$ ) was defined as the gate voltage at which drain current is equal to channel width/length (W/L) × 10<sup>-10</sup>. The 2TOC DRAM cell was fabricated by interconnecting two IAZO transistors. The optical image of the 2TOC DRAM cell and scanning electron microscope (SEM) images of the local channel area are shown in Figure 1(a), where the source of the write transistor ( $T_{\rm Write}$ ) is connected to the gate of the read transistor ( $T_{\rm Read}$ ).

 $<sup>\</sup>hbox{$^*$ Corresponding author (email: sjding@fudan.edu.cn)}\\$ 

<sup>†</sup>Xiong W and Luo B B have the same contribution to this work.




Figure 1 (Color online) (a) Optical image of the 2T0C DRAM cell and SEM images of the local channel area; (b) transfer curve of IAZO transistors; (c)  $V_{\rm th}$  shifts of IAZO transistors as a function of stress time at 3 and -3 V, respectively; (d) circuit schematic and (e) operation timing diagram of the 2T0C DRAM cell; (f) polynomial fitting of  $V_{\rm SN}$ - $I_{\rm Read}$  data; (g) retention characteristics of the 2T0C DRAM cell at room temperature; (h)  $\Delta V_{\rm SN}$  as a function of retention time for the 2T0C DRAM cell at various  $V_{\rm Hold}$  at 85°C; (i) operation timing diagram and (j) retention characteristics of the 3-bit multilevel storage of 2T0C DRAM cell; (k) endurance characteristics of 2T0C DRAM cell; (l) retention characteristics of 2T0C DRAM cell after 10<sup>11</sup> P/E cycles.

 $(I_{leak})$  was calculated as follows:

$$I_{\text{leak}} = \frac{0.1 \text{ V} \times C_s}{t_{\text{retention}}},$$
 (1)

which is about  $8.2 \times 10^{-20}$  A/ $\mu$ m. This low off-state leakage current is attributed to the large bandgap of the IAZO films. The retention characteristics of the 2T0C DRAM cells at 85°C were further evaluated at different  $V_{\rm Hold}$ , as shown in Figure 1(h), where the longest retention time of 800 s is achieved at  $V_{
m Hold}$  of -1.5 V. The significant decrease in retention time at  $85^{\circ}$ C is due to an increase in  $I_{leak}$  as the measurement temperature increases. The 3-bit multilevel storage characteristics of the 2T0C DRAM cells were realized by controlling  $V_{\rm WBL}$ , as shown in Figure 1(i). The retention characteristics of the eight states are presented in Figure 1(j). The  $V_{\rm SN}$  corresponding to the eight states with memory windows over  $10^5$  are evenly distributed in the range of 0-0.9 V, and after a retention time of 2000 s, a sufficiently large gap between adjacent states remains. In addition, the endurance characteristics of the 2T0C DRAM cells were evaluated using continuous programming/erasing (P/E) cycles. For programming,  $V_{WWL}$  and  $V_{WBL}$  were set to 4 and 3 V, respectively. For erasing,  $V_{\mathrm{WWL}}$  and  $V_{\mathrm{WBL}}$ were set to 4 and 0 V, respectively. The P/E time was 10 ns. As shown in Figure 1(k), the memory window of  $I_{\rm Read}$  is approximately 10<sup>7</sup> and shows no degradation after 10<sup>11</sup> P/E cycles. Figure 1(1) shows that the DRAM cell still exhibits good retention characteristics after 10<sup>11</sup> P/E cycles. These results indicate that 2T0C DRAM cells have excellent endurance.

Conclusion. High-performance 2T0C DRAM cells were successfully realized based on ALD IAZO transistors with

excellent gate bias stress stability, demonstrating fast write speed (10 ns), long retention time (>18 ks), 3-bit multilevel storage characteristics, and excellent endurance (>10 $^{11}$ ). These results indicate that the proposed 2TOC DRAM cell based on IAZO transistors is a promising candidate for the M3D integrated DRAM.

**Acknowledgements** This work was supported by National Natural Science Foundation of China (Grant No. 61874029).

## References

- Datta S, Dutta S, Grisafe B, et al. Back-end-of-line compatible transistors for monolithic 3-D integration. IEEE Micro, 2019, 39: 8–15
- 2 Yan S Z, Cong Z R, Lu N D, et al. Recent progress in InGaZnO FETs for high-density 2T0C DRAM applications. Sci China Inf Sci, 2023, 66: 200404
- 3 Duan X, Huang K, Feng J, et al. Novel vertical channelall-around (CAA) In-Ga-Zn-O FET for 2T0C-DRAM with high density beyond 4F<sup>2</sup> by monolithic stacking. IEEE Trans Electron Dev. 2022, 69: 2196-2202
- 4 Chen C, Xiang J, Duan X, et al. First demonstration of stacked 2T0C-DRAM bit-cell constructed by two-layers of vertical channel-all-around IGZO FETs realizing 4F<sup>2</sup> area cost. In: Proceedings of International Electron Devices Meeting, San Francisco, 2023. 1-4
- 5 Zheng L, Wang Z, Lin Z, et al. The impact of parasitic capacitance on the memory characteristics of 2T0C DRAM and new writing strategy. IEEE Electron Dev Lett, 2023, 44: 1284–1287
- 6 Fujiwara H, Sato Y, Saito N, et al. Surrounding gate vertical-channel FET with a gate length of 40 nm using BEOL-compatible high-thermal-tolerance In-Al-Zn oxide channel. IEEE Trans Electron Dev, 2020, 67: 5329-5335