SCIENCE CHINA Information Sciences

• LETTER •



August 2024, Vol. 67, Iss. 8, 189404:1–189404:2 https://doi.org/10.1007/s11432-024-4082-9

## A 10-GS/s 8-bit $2\times$ time interleaved hybrid ADC with $\lambda/4$ reference T-Line sharing technique

Zhangming ZHU, Jun CHANG, Hongzhi LIANG<sup>\*</sup>, Ruixue DING & Shubin LIU

Institute of Integrated Circuits, Xidian University, Xi'an 710071, China

Received 24 April 2024/Revised 19 June 2024/Accepted 26 June 2024/Published online 16 July 2024

With the recent explosion in interactive machine learning and artificial intelligence, the ultra high-speed wireline or optical data links are evaluated as a crucial device that is handling the ever-growing data traffic in high-performance computing environments [1,2]. In practice, high-order modulation strategies, such as four-level pulse-amplitude modulation (PAM4), enable a significant increase in throughput without raising the baud (Nyquist) rate in transceivers. The bandwidth of the data-acquisition receiver is primarily limited by the radio frequency (RF) sampling frequency of the analog-to-digital converters (ADCs) with 5-6 effective bits of resolution. Time-interleaved (TI) successive approximation register (SAR) ADCs have been extensively employed in virtue of their superior power efficiency [3], in which the input signals are orderly distributed to each single-channel as per the multi-phase sampling clocks. However, the subchannel sample rate is typically limited to <1 GS/s, necessitating the complicated calibration or randomization techniques to alleviate the mismatch and clock skew of each channel. Recently, time domain ADCs are gaining favor for high-speed applications owing to their superior power efficiency and promising process scaling. The traditional inverter-based time quantization step  $(T_{\rm LSB})$  suffers from device noise and process, supply voltage, and temperature (PVT) variations, which impose constraints on the operational speed of time-domain ADCs [4]. To address the challenges and boost the time-to-digital converter (TDC) speed, a passive  $\lambda/4$  transmission line (T-Line) based TDC is introduced in [5]. Together with the traveling wave technique, the passive  $\lambda/4$  T-Line based TDC achieves a sub-picosecond level  $T_{\rm LSB},$  demonstrating excellent PVT robustness. In the on-chip implementation, a pair of the additional reference T-Lines alongside a power-hungry current mode logic (CML) buffer is indispensable in [5], leading to a degeneration in power efficiency.

Strategies and circuit implementation. To mitigate the aforementioned issues of the  $\lambda/4$  T-Line based TDC, a sharing reference T-Line technique is proposed to enable a significant development in area-power efficiency. A proof-of-concept ADC prototype is fabricated in 1P10M 28-nm CMOS process with 2× time interleaving to achieve 10-GS/s sampling rate with 38.11-dB signal-to-noise and distortion ratio (SNDR) at Nyquist frequency, as illustrated in Figure 1(a). Considering the trade-offs among speed, power

consumption, and the noise requirements of voltage-time converters (VTC), the first stage adopts a 3-bit Flash ADC to achieve coarse quantization and generate the smallamplitude voltage-domain residue signal, and then the VTC converts the residue to modulated pulse time-domain signals (VTC<sub>P</sub> and VTC<sub>N</sub>) before the next sampling clock CKs arrives. In the subsequent phase, a  $\lambda/4$  5-bit T-Line based TDC is employed to quantize the VTC<sub>P</sub> and VTC<sub>N</sub> into digital codes. A sharing reference T-Line technique can offer the scale time signals for two interleaving channels, simultaneously. The area and power consumption can be saved by 25% compared to direct 2× interleaving structure. Meanwhile, it also avoids clock crosstalk between the two reference chains.

To optimize the practicality of the  $\lambda/4$  T-Line based ADC for on-chip implementation, the T-Lines are fed with a highfrequency stable 20-GHz input to reduce the routing length. The power-hungry CML buffer is utilized to ensure the optimal propagation performance (e.g., jitter and amplitude) along with T-Lines [5]. In this work, the CML buffer is replaced by a 5th harmonic injection-locked oscillator (HILO) to improve the power efficiency and jitter performance [6]. With a 3.5-to-4.5 GHz external frequency reference, the 5th HILO can produce a high-frequency clock with a wide swing and low phase noise, tuned from 17.5 to 22.5 GHz after locking. It is worth noting that the output locking range of the HILO can be used to calibrate the parasitic variations and correlation mismatch between silicon validation and EM simulation. Based on the analysis and discussion in [7], the locking range can be expressed as follows:

$$\omega_L \approx \frac{\omega_o}{2Q} \cdot \frac{2}{\pi} \cdot \frac{I_{\rm inj}}{I_{\rm osc}},\tag{1}$$

where  $\omega_o$  is the frequency of the self-oscillation,  $I_{\rm inj}$  is the harmonic current at the frequency of the injected signal harmonic,  $I_{\rm osc}$  is the self-oscillation current from the crosscoupled pair and Q represents the quality factor of the resonant cavity. Regarding the HILO, the injected devices generate both fundamental and harmonic current components as specified in

$$i_{\rm Minj} = a_0 + a_1 v_{\rm in} + a_2 v_{\rm in}^2 + a_3 v_{\rm in}^3 + \dots + a_n v_{\rm in}^n,$$
 (2)

by substituting the 5th harmonic current from (2) into (1),

<sup>\*</sup> Corresponding author (email: leon\_lianghz@163.com)



Figure 1 (Color online) (a) The architecture of the ADC; (b) the microphotograph of the proposed ADC; (c) measured SNDR and SFDR versus sampling rates, input frequencies.

we obtain the locking range of the 5th HILO:

$$\omega_L \approx \frac{\omega_o}{2Q} \cdot \frac{2}{\pi} \cdot \sqrt{\frac{\left(a_5 v_{\rm in}^5\right)^2}{\left(I_{\rm osc}\right)^2}} \approx \frac{\omega_o}{2Q} \left|\frac{a_5 v_{\rm in}^5}{I_{\rm osc}}\right|. \tag{3}$$

Reducing the Q value and  $I_{\rm osc}$  can lead to the oscillator failing to meet the startup conditions, thus biasing the injection devices to their maximum 5th-order nonlinear region is employed to expand the locking range. The output phase noise follows approximately to the input phase noise by  $20\log_{10}(N)$  dB, where N is the ratio of the output frequency to the input frequency, enabling better phase noise performance compared to fundamental frequency oscillators operating at the same frequency. In conjunction with the HILO and the  $\lambda/4$  T-Lines, EM simulation is conducted to determine the resonant inductance value of 90 pH, and the Q of 25 is required to generate the 20 GHz center reference frequency, while attaining a wide locking range of 17.5- $22.5\,\,\mathrm{GHz}.\,$  Additionally, directly cascading the HILO with the reference  $\lambda/4$  T-Line removes the large size, powerhungry CML buffer and clock receiver, preventing circuit performance degradation caused by interconnecting parasitics and achieving output impedance matching for the oscillator.

Measurement results. The prototype 10-GS/s 8-bit ADC was fabricated in a 1P10M 28-nm CMOS process. Figure 1(b) shows the chip microphotograph, which occupies a core area of 0.324 mm<sup>2</sup> with the  $\lambda/4$  T-Lines and HILO. The T-Lines are routed on the top thick layer of aluminum, ensuring the low insertion loss of T-Lines. As observed, a serpentine routing technique is adopted to implement the  $2 \times$  time interleaved T-Lines alongside the sharing reference T-Lines, aiming to optimize chip area utilization. Meanwhile, symmetrical compensation is utilized for the bends to ensure an equal total path length for signal propagation. This strategy reduces bend curvature, ensuring that delay deviation remains within a few hundred femtoseconds, less than a quarter of the  $T_{\text{LSB}}$ . In order to mitigate electromagnetic coupling, substrate isolation and metal shielding are implemented between the HILO and T-Lines.

Figure 1(c) presents the measured SNDR and spuriousfree dynamic range (SFDR) results, showing dependencies on sampling rates at an input frequency of 989 MHz, alongside performance across various input frequencies at a constant sampling rate of 10 GS/s. At a sampling rate of 10 GS/s, the ADC achieves the SNDR of 38.11 dB and the SFDR of 50.23 dB at Nyquist input frequency. Over Nyquist 7.89 GHz input, it still maintains 34.2-dB SNDR and 44.6-dB SFDR. Benefiting from the inherent low-jitter and high-swing properties of the 5th HILO, an enhancement in the overall TDC noise floor is observed. Specifically, at a 5-GS/s sampling rate, SNDR improves by 1.26 dB and SFDR by 5.6 dB compared to the results reported in [5]. At a Nyquist input frequency and a supply voltage of 0.9 V, the core circuit consumes 31.22 mW at 10 GS/s, which corresponds to a Schreier figure of merit (FoM<sub>S</sub>) of 147.14 dB and Walden FoM (FoM<sub>W</sub>) of 47.5 fJ/conversion-step.

Conclusion. A 10-GS/s 8-bit  $2\times$  time interleaved hybrid ADC with  $\lambda/4$  reference T-Line sharing technique has been demonstrated. Meanwhile, an on-chip 5th HILO with a center frequency of 20 GHz is embedded to generate the lowjitter propagation signal for T-Lines. The proposed sharing reference T-Line technique and serpentine routing enable a significant improvement on silicon-area efficiency. The ADC achieves a measured 3-dB effective bandwidth close to 6.7 GHz and an ENOB exceeding 5.5. The hybrid ADC chip fabricated in 0.9-V 28-nm CMOS achieves a 10-GS/s sampling frequency with a 31.22-mW power consumption. At Nyquist input, the SNDR is 38.11 dB, while at over-Nyquist 7.89 GHz input, the SNDR is 34.2 dB.

Acknowledgements This work was supported by National Natural Science Foundation of China (Grant Nos. 62021004, 62227816, 62161160309, 62261160649) and in part by Fundamental Research Funds for the Central Universities.

## References

- Frans Y, Shin J, Zhou L, et al. A 56-Gb/s PAM4 wireline transceiver using a 32-way time-interleaved SAR ADC in 16-nm FinFET. IEEE J Solid-State Circ, 2017, 52: 1101– 1110
- 2 Krupnik Y, Perelman Y, Levin I, et al. 112-Gb/s PAM4 ADC-based SERDES receiver with resonant AFE for longreach channels. IEEE J Solid-State Circ, 2020, 55: 1077– 1085
- 3 Kull L, Pliva J, Toifl T, et al. Implementation of low-power 6-8 b 30-90 GS/s time-interleaved ADCs with optimized input bandwidth in 32 nm CMOS. IEEE J Solid-State Circ, 2016, 51: 636-648
- 4~ Zhang M, Zhu Y, Chan C H, et al. An 8-bit 10-GS/s  $16\times$  interpolation-based time-domain ADC with  $<\!1.5\text{-ps}$  uncalibrated quantization steps. IEEE J Solid-State Circ, 2020, 55: 3225–3235
- 5 Liang H Z, Shen Y, Chang J, et al. A 5GS/s 38.04dB SNDR single-channel TDC-assisted hybrid ADC with  $\lambda/4$ transmission line based time quantizer achieving a PVT robustness 416.6fs time step. In: Proceedings of IEEE Asian Solid-State Circuits Conference, 2023
- 6 Wang Z, Ma K, Ma Z, et al. A reconfigurable injectionlocked LO generator with a wideband-harmonic-shaping class-F<sub>2</sub>3 VCO for multibands 5G mm-Wave. IEEE Trans Microwave Theor Techn, 2023, 71: 4144–4157
- 7 Razavi B. A study of injection locking and pulling in oscillators. IEEE J Solid-State Circ, 2004, 39: 1415–1424