

# A 26.5–29.5-GHz Doherty PA with enhanced linearity and efficiency based on adaptive bias circuit for 5G MIMO arrays

Long WANG<sup>1</sup>, Jixin CHEN<sup>1\*</sup>, Debin HOU<sup>2</sup>, Xiaojie XU<sup>2</sup> & Wei HONG<sup>1</sup>

<sup>1</sup>State Key Laboratory of Millimeter Waves, Southeast University, Nanjing 210096, China;

<sup>2</sup>Misic Microelectronics Co., Ltd., Nanjing 211111, China

Received 23 January 2024/Revised 11 May 2024/Accepted 22 May 2024/Published online 18 June 2024

Power amplifiers (PAs) play a crucial role in achieving key performance metrics such as efficiency, power, and linearity. However, in the millimeter-wave frequency range, the performance of active devices rapidly deteriorates with increasing frequency. The typical Doherty architecture, through load modulation techniques, can achieve high back-off efficiency [1]. To enhance the linearity of the PA, adaptive bias circuits (ADBs) have been widely adopted [2,3]. These circuits provide bias voltages that increase monotonically with input power, compensating for gain compression and thereby improving linearity. However, in high input power modes, the monotonically increasing bias voltage can lead to excessive voltage swings for the transistors, posing a potential risk. In addition, in multi-beam arrays, the performance of the transceiver is significantly influenced by the mutual coupling between closely spaced radiating elements. This leads to a loading or voltage standing wave ratio (VSWR) condition that varies with the beam-steering angle [4].

This study proposes an adaptive bias-based Doherty PA with enhanced linearity and efficiency, featuring excellent VSWR characteristics. The proposed ADB consists of adaptive boost and buck circuits, allowing for efficient turn-off of the auxiliary PA in low-power mode, gain compensation in large signal mode, and over-saturation protection in high-power mode. Using RC feedback and matching networks, the Doherty PA achieves excellent port reflection. Additionally, neutralization capacitor technology is introduced to counteract transistor parasitic capacitance, thereby improving circuit gain and stability.

The proposed ADB comprises an adaptive buck circuit and a boost circuit. The output voltage of the adaptive buck circuit decreases consistently as input power increases, while the output voltage of the adaptive boost circuit increases consistently with rising input power. When combined, they yield the effect illustrated in the right portion of Figure 1(a), where the output voltage exhibits an initial increase followed by a decrease as input power rises. By configuring the circuit parameters, the desired adaptive biasing effect can be attained. When only the adaptive buck circuit is operational, the current relationship can be expressed as

$$i_{D1} = (1 + \beta)i_{D2} + i_{D3}, \quad (1)$$

where,  $i_{D1}$  represents the current flowing out from the  $N_1$  emitter,  $i_{D2}$  represents the current entering the  $N_2$  base,  $\beta$  denotes the current gain factor of  $N_2$ , and  $i_{D3}$  represents the current flowing out of  $R_3$ . An increase in input power results in a rise in  $V_1$ , leading to an increase in  $i_{D2}$ , which in turn significantly reduces  $i_{D3}$ . The output voltage of the adaptive buck circuit can be expressed as

$$V_{\text{Down}} = V_{\text{BE}} + i_{D3}R_B. \quad (2)$$

In the adaptive boost circuit, the equivalent resistance of the diode, denoted as  $R_{\text{diode}}$ , decreases as the input power increases, resulting in an increase in  $i_{U3}$  [2]. The output voltage of the adaptive boost circuit can be expressed as

$$V_{\text{Up}} = V_{\text{BE}} + i_{U3}R_B. \quad (3)$$


Hence, the total voltage provided by the ADB for  $N_{\text{RF}}$  can be expressed as

$$V_{\text{ADB}} = V_{\text{BE}} + (i_{D3} + i_{U3})R_B. \quad (4)$$

The output voltage of the ADB is determined by both  $i_{D3}$  and  $i_{U3}$ . The regulation of the adaptive boost and buck circuits is shown in Appendix A. Adjusting the resistor  $R_{D3}$  in the adaptive buck circuit, the bias voltage of the auxiliary PA in low-power mode can be effectively tuned. Adjusting the resistor  $R_{U3}$  in the adaptive boost circuit can effectively tune the bias voltage in high-power mode.

With the proposed ADB, in the back-off mode, the auxiliary PA can be biased into a deep shutdown state, effectively approaching an open-circuit condition. The output impedance of the main PA in the back-off mode approaches 100- $\Omega$  impedance (see Appendix B). As power increases, the Doherty PA enters the large-signal mode, and the adaptive bias enters the boost region, causing the auxiliary PA to turn on and gradually enter saturation. Beyond the power saturation region, the output voltage of this ADB decreases with increasing input power, preventing excessive voltage swings for the transistors in the auxiliary PA at high bias states and thus serving to protect the transistors. In the

\* Corresponding author (email: jxchen@seu.edu.cn)



**Figure 1** (Color online) (a) Schematic of the proposed ADB. (b) Schematic of the proposed Doherty PA based on ADB. (c) Photograph of the proposed Doherty PA. Measured large signal performance at (d) 26.5 GHz, (e) 28 GHz, and (f) 29.5 GHz. (g) S-parameters.

design, neutralization capacitors are employed to counteract the influence of this parasitic capacitance thus improving the gain and the stability (see Appendix C). The relatively large transistor dimensions result in a lower matching impedance, producing a higher impedance transformation ratio. To achieve good VSWR performance, two design methods are employed: (1) RC feedback to improve port impedance characteristics while enhancing circuit stability; (2) Balun matching to reduce the impedance transformation ratio. Compared to a direct synthesis structure, balun offers advantages such as reducing the  $50 \Omega$  load impedance, decreasing the impedance transformation ratio, enhancing impedance matching efficiency, and reducing matching network losses [5]. Figure 1(b) presents the schematic of the proposed Doherty PA. The ADB is implemented in the auxiliary PA. To facilitate testing and comparing the differences between adaptive and fixed bias, this circuit allows switching between adaptive bias and fixed bias modes. Both main and auxiliary PAs utilize differential structures to provide power combining and common-mode suppression capabilities.

Fabricated in a  $0.13\text{-}\mu\text{m}$  SiGe BiCMOS process, this proposed chip has a core size of  $0.97 \text{ mm} \times 0.98 \text{ mm}$  (see Figure 1(c)). Figures 1(d)–(f) demonstrate the linearity and efficiency performance. At 26.5/28/29.5 GHz, the measured  $P_{\text{sat}}$  is 20.4/20.0/20.0 dBm, the  $\text{OP}_{1\text{dB}}$  is 19.5/18.6/19.6 dBm, with the peak power-added efficiency (PAE) of 22.1/21.8/21.9%, and 6-dB back-off PAE of 15.8/14.1/14.1%. It can be observed that with the introduction of adaptive bias (solid lines), the linearity and efficiency of this Doherty PA are effectively improved compared to the fixed bias scheme (dashed lines). As shown in Figure 1(g), this Doherty PA features a gain of 11.9 dB, with a gain variations of less than 2 dB in 24–29.5 GHz frequency band. The  $S_{22}$  is from  $-12$  to  $-22$  dB, while the  $S_{11}$  is less than  $-15$  dB over 26.5–29.5 GHz.

In this study, we proposed a 26.5–29.5 GHz Doherty PA

with enhanced linearity and efficiency based on an ADB. The proposed ADB enables the Doherty PA to achieve relative ideal impedance modulation for efficiency improvement, gain compensation in large signal mode, and over-saturation protection in high-power mode. By utilizing RC feedback and matching networks, it achieves outstanding VSWR, which enhances its immunity to mutual coupling in multiple-input multiple-output (MIMO) arrays. Neutralization capacitor technology is introduced to improve circuit gain and stability. This millimeter-wave Doherty PA is well-suited for application in 5G large-scale MIMO arrays.

**Acknowledgements** The authors would like to thank MISIC Microelectronics for supporting the tape-out.

**Supporting information** Appendixes A–H. The supporting information is available online at [info.scichina.com](http://info.scichina.com) and [link.springer.com](http://link.springer.com). The supporting materials are published as submitted, without typesetting or editing. The responsibility for scientific accuracy and content remains entirely with the authors.

## References

- 1 Doherty W H. A new high efficiency power amplifier for modulated waves. *Proc IRE*, 1936, 24: 1163–1182
- 2 Li H, Chen J, Hou D, et al. A high-linearity adaptive-bias SiGe power amplifier for 5G communication. *IEEE Trans Circ Syst II*, 2021, 68: 2770–2774
- 3 Zhang X, Li S, Huang D, et al. A millimeter-wave three-way Doherty power amplifier for 5G NR OFDM. *IEEE J Solid-State Circ*, 2023, 58: 1256–1270
- 4 Pashaeifar M, de Vreede L C N, Alavi M S. 14.4 a 24-to-30GHz double-quadrature direct-upconversion transmitter with mutual-coupling-resilient series-doherty balanced PA for 5G MIMO arrays. In: *Proceedings of IEEE International Solid-State Circuits Conference (ISSCC)*, San Francisco, 2021. 223–225
- 5 Nguyen H T, Wang H. A coupler-based differential mm-Wave Doherty Power amplifier with impedance inverting and scaling baluns. *IEEE J Solid-State Circ*, 2020, 55: 1212–1223