SCIENCE CHINA Information Sciences



June 2023, Vol. 66 169402:1-169402:2 https://doi.org/10.1007/s11432-022-3491-6

Impact of polarization switching on the effective carrier mobility of $HfZrO_x$ ferroelectric field-effect transistor

Fenning LIU¹, Yue PENG^{1,3*}, Wenwu XIAO^{1,2}, Yan LIU^{1,3*}, Xiao YU³ & Genquan HAN^{1,3,4}

¹School of Microelectronics, Xidian University, Xi'an 710071, China;
²Xi'an UniIC Semiconductors, Xi'an 710071, China;
³Research Center for Intelligent Chips, Zhejiang Lab, Hangzhou 311121, China;
⁴Hangzhou Institute of Technology, Xidian University, Hangzhou 311200, China

Received 25 January 2022/Revised 1 April 2022/Accepted 25 April 2022/Published online 6 March 2023

Citation Liu F N, Peng Y, Xiao W W, et al. Impact of polarization switching on the effective carrier mobility of $HfZrO_x$ ferroelectric field-effect transistor. Sci China Inf Sci, 2023, 66(6): 169402, https://doi.org/10.1007/s11432-022-3491-6

Doped-HfO₂ ferroelectrics have attracted tremendous research interest for non-volatile memory and memory-incomputing applications due to their CMOS compatibility, advantages of non-destructive reading, and low power consumption [1, 2]. Recently, various studies were conducted to boost the electrical performance and reliability of HfO₂based ferroelectric field effect transistors (FeFETs), in terms of wake-up, imprint, limited endurance, and so on [3–5].

• LETTER •

The effective channel mobility $(\mu_{\rm eff})$ is a key factor in determining the driving current of the transistor. Interface defect is one of the main factors affecting $\mu_{\rm eff}$ [6]. For Fe-FET, polarization (P) switching will also affect the density of interface states and the trapping/detrapping at the ferroelectric/channel interface, which will affect the $\mu_{\rm eff}$ of the device. However, there is still a lack of research on the impact of P switching on the $\mu_{\rm eff}$ in HfO₂-based FeFETs, and the change of $\mu_{\rm eff}$ during the retention and endurance measurements must be investigated.

In this study, the impact of P switching, retention, and endurance on the μ_{eff} of HfZrO_x (HZO) Si-channel FeFETs is experimentally investigated.

Figure 1(a) shows the key steps in the fabrication of HZO FeFET, commencing with a p-Si (100) substrate and using a gate last process. After the source/drain (S/D) was defined and implanted with phosphorus ions (30 keV, 2×10^{15} cm⁻²), dopant activation was performed by rapid thermal annealing at 900°C, followed by the deposition of TaN/HZO stacks. Subsequently, reactive ion etching was used to form the gate electrode, and a 30-nm-thick Ni was deposited in S/D via a lift-off process. Finally, the device was annealed at 550°C for HZO crystallization and S/D metallization. The top view of the fabricated HZO FeFET is shown in Figure 1(b).

Figure 1(c) shows the high-resolution transmission elec-

tron microscope image of the TaN/HZO/SiO₂/Si gate stack structure. The sharp interfaces are observed in the metal-ferroelectric-insulator-semiconductor structure. The thicknesses of HZO and SiO₂ layers are 10 nm and 1.1 nm, respectively. Figure 1(d) shows the grazing incidence X-ray diffraction (GIXRD) patterns of the TaN/HZO/SiO₂/Si structure. The incident angle is 1° .

Figure 1(e) shows the polarization-voltage (P-V) curve of the TaN/HZO/SiO₂/Si stack, measured using the axiACCT TF Analyser 3000 at a frequency of 1 kHz. Figure 1(f) shows the measured drain voltage (I_D) vs. gate voltage (V_G) curves of the HZO FeFET after write/erase (W/E) pulses. The I_D - V_G curve moves to the positive/negative direction after -7.8 V/+4.5 V, 1 µs pulse, providing a memory window (MW) above 1 V. The threshold voltage (V_{TH}) shift is opposite to that caused by charge trapping, confirming the dominant cause of ferroelectric polarization [7].

Here, the C-V split method is used to extract the μ_{eff} of the transistor, which can be expressed as [8]

$$\mu_{\text{eff}} = \frac{L}{W} \cdot \frac{I_{\text{D}}(V_{\text{G}}) - I_{\text{D}}(V_{\text{TH}})}{V_{\text{D}}} \cdot \frac{1}{(V_{\text{G}} - V_{\text{TH}}) \cdot C_{\text{OX}}}, \quad (1)$$

where L and W are the gate length and width of the transistor, respectively. The L and W of the device are 3 µm and 100 µm, respectively. $V_{\rm D}$ is 0.01 V, $V_{\rm TH}$ is defined by maximum transconductance method. $I_{\rm D}$ ($V_{\rm G}$) and $I_{\rm D}$ ($V_{\rm TH}$) are $I_{\rm D}$ at a given $V_{\rm G}$ and $V_{\rm TH}$, respectively. $C_{\rm OX}$ is the capacitance value under the maximum voltage within the scanning range as shown in Figure 1(g). Figure 1(h) shows the $\mu_{\rm eff}$ as a function of channel inversion charge density ($Q_{\rm inv}$) and $Q_{\rm inv}$ is obtained by ($V_{\rm G} - V_{\rm TH}$)· $C_{\rm OX}$. At $Q_{\rm inv}$ of 5 × 10¹⁵ cm⁻², the $\mu_{\rm eff}$ of 178 cm²·V⁻¹·s⁻¹ and 148 cm²·V⁻¹·s⁻¹ are obtained after write and erase $V_{\rm G}$ pulses, respectively, both are lower than that for the

 $^{\ ^*} Corresponding \ author \ (email: \ ypeng@xidian.edu.cn, \ xdliuyan@xidian.edu.cn)$



Figure 1 (Color online) (a) Key process steps for fabricating HfZrO_x FeFET; (b) top-view SEM image of HfZrO_x FeFET; (c) TEM image of the gate stack indicating the thicknesses of SiO_2 and $HfZrO_x$ as 1.1 nm and 10 nm, respectively; (d) GIXRD of the TaN/HZO stacks; (e) P-V curve of the TaN/HZO/SiO₂/Si stack; (f) I_D-V_G curves, (g) C-V, and (h) $\mu_{eff}-Q_{inv}$ of HfZrO_x FeFET for the initial, and the "write" ($-7.8 \text{ V}/1 \text{ }\mu\text{s}$) and "erase" ($+4.5 \text{ V}/1 \text{ }\mu\text{s}$) states; (i) I_{D} - V_{G} curves measured at different retention durations; (j) calculated $\mu_{\rm eff}$ vs. $Q_{\rm inv}$ during the retention test and the extracted value at a $Q_{\rm inv}$ of 5 × 10¹² cm⁻² (k) and (l) endurance characteristics of $I_{\rm D}$ - $V_{\rm G}$ and $V_{\rm TH}$ evolution; (m) $\mu_{\rm eff}$ vs. $Q_{\rm inv}$ during the endurance test and the extracted value at a $Q_{\rm inv}$ of 5 \times 10¹² cm⁻².

initial state, $252 \text{ cm}^2 \cdot \text{V}^{-1} \cdot \text{s}^{-1}$. Undergoing an erase pulse (4.5 V, 1 μ s), the V_{TH} of the device moves to the negative $V_{\rm G}$ direction, due to the positive charges (e.g., oxygen vacancies $V_{\rm O}^{2+}$) being trapped at the SiO₂ interfacial layer. Conversely, the write pulse leads to the detrapping of positive charges. During the polarization switching, both trapping and detrapping processes increase the scattering effect of the channel carriers, degrading the μ_{eff} , with a greater effect by the former.

The retention characteristics of $I_{\rm D}$ - $V_{\rm G}$ curves after W/E $(-7.8~\mathrm{V}/\mathrm{+4.5}~\mathrm{V},\,1~\mu\mathrm{s})$ pulses are shown in Figure 1(i), and the extracted corresponding μ_{eff} vs. Q_{inv} curves are shown in Figure 1(j). From the results in Figure 1(j), it can be observed that for the erase state, the $\mu_{\rm eff}$ at a $Q_{\rm inv}$ of 5 \times 10^{12} cm⁻² increases with the retention time possibly due to the neutralization or detrapping of trapped positive charges at the SiO_2 layer by depolarization. For the write state, the $\mu_{\rm eff}$ maintains a stable value.

The endurance characteristics of $I_{\rm D}\text{-}\,V_{\rm G}$ curves after multiple W/E pulses are shown in Figure 1(k), and Figure 1(l) shows the shift of $V_{\rm TH}$ inducing the wake-up, imprint, and MW reduction of the device. From the pristine state to the 10^8 cycles, the $-V_{\rm TH}$ of the device under 4.5 V $V_{\rm G}$ erase pulses shifts toward the negative $V_{\rm G}$ direction, due to the trapping of $V_{\rm O}^{2+}$ in the SiO₂ IL. For the device under -7.8 V $V_{\rm G}$ write pulses, the $V_{\rm TH}$ remains stable until 10⁵ cycles, indicating the complete detrapping of the $V_{\rm O}^{2+}$. However, when the write cycles exceed 10^6 , $V_{\rm TH}$ also shifts toward the negative $V_{\rm G}$ direction, indicating that the trapped $V_{\rm O}^{2+}$ are only partially detrapped.

Figure 1(m) shows the calculated $\mu_{\rm eff}$ vs. $Q_{\rm inv}$ curves for the device and the evolution of $\mu_{\rm eff}$ at $Q_{\rm inv}$ of $5\times10^{12}~{\rm cm}^{-2}$ during the endurance test. The $\mu_{\rm eff}$ evolution with W/E cycles is consistent with that of the $V_{\rm TH}$ of read $I_{\rm D}$ - $V_{\rm G}$ curves of the devices with different W/E pulse cycles. This demonstrates that the trapping/detrapping of $V_{\rm O}^{2+}$ leads to the degradation/recovery of μ_{eff} of FeFET.

Conclusion. In this study, HZO FeFETs with polarization switching affecting μ_{eff} were experimentally realized. It is demonstrated that the μ_{eff} at Q_{inv} of $5 \times 10^{12} \text{ cm}^{-2}$ are 178 cm²·V⁻¹·s⁻¹ and 148 cm²·V⁻¹·s⁻¹ after W/E $(-7.8~\mathrm{V}/+$ 4.5 V, 1 $\mu\mathrm{s})$ pulses, respectively, both written and erased μ_{eff} are lower than that for the initial state. The degradation of the μ_{eff} is responsible for the increased scattering effect caused by positive charge trapping and detrapping during polarization switching, and the former's effect is greater.

Acknowledgements This work was supported by Na-Key Research and Development Project (Grant No. tional 2018YFB2200500) and National Natural Science Foundation of China (Grant No. 62025402, 62090033, 91964202, 92064003, 61874081, 62004149), and Key Research Project of Zhejiang Lab (Grant No. 2021MD0AC01).

- References 1 Yang X Q, Xu Y N, Bi J S, et al. Total ionizing dose effects on aluminum oxide/zirconium-doped hafnium oxide stack ferroelectric tunneling junctions. Sci China Inf Sci, 2022,
- Ravichandran V, Li C, Banagozar A, et al. Artificial neural networks based on memristive devices. Sci China Inf Sci, 2018, 61: 060423
- Dünkel S, Trentzsch M, Richter R, et al. A FeFET based super-low-power ultra-fast embedded NVM technology for 22 nm FDSOI and beyond. In: Proceedings of IEEE Inter-national Electron Devices Meeting (IEDM), San Francisco, 2017
- AliT, Kühnel K, Czernohorsky M, et al. Impact of ferro-electric wakeup on reliability of laminate based Si-doped hafnium oxide (HSO) FeFET memory cells. In: Proceed-
- ings of IEEE International Reliability Physics Symposium (IRPS), Dallas, 2020 Higashi Y, Kaczer B, Verhulst A S, et al. Investigation of imprint in FE-HfO₂ and its recovery. IEEE Trans Electron Devices, 2020, 67: 4911–4917 Bersuker G, Barnett J, Moumen N, et al. Interfacial layer-induced mobility degradation in bigh-k transistors. Jun J 5
- Bersuker G, Barnett J, Moumen N, et al. Intertacial layer-induced mobility degradation in high-k transistors. Jpn J Appl Phys, 2004, 43: 7899–7902 Yurchuk E, Muller J, Muller S, et al. Charge-trapping phe-nomena in HfO₂-based FeFET-type nonvolatile memories. IEEE Trans Electron Devices, 2016, 63: 3501–3507 Yu X, Kang J, Zhang R, et al. Characterization of ultrathin-body Germanium-on-insulator (GeOI) structures
- and MOSFETs on flipped Smart-CutTM GeOI substrates. Solid-State Electron, 2016, 115: 120–125