

Implementation of 16 Boolean logic operations based on one basic cell of spin-transfer-torque magnetic random access memory

Yan HUANG^{1,3†}, Kaihua CAO^{1,2†}, Kun ZHANG^{1,2*}, Jinkai WANG¹, Kewen SHI¹,
Zuolei HAO¹, Wenlong CAI¹, Ao DU¹, Jialiang YIN^{1,2,3}, Qing YANG¹,
Junfeng LI³, Jianfeng GAO³, Chao ZHAO^{1,3} & Weisheng ZHAO^{1,2*}

¹Fert Beijing Institute, MIIT Key Laboratory of Spintronics, School of Integrated Circuit Science and Engineering, Beihang University, Beijing 100191, China;

²Beihang-Goertek Joint Microelectronics Institute, Qingdao Research Institute, Beihang University, Qingdao 266101, China;

³Institute of Microelectronics of the Chinese Academy of Sciences, Beijing 100029, China

Received 7 August 2021/Revised 7 April 2022/Accepted 26 July 2022/Published online 4 April 2023

Abstract In-memory computing (IMC) systems based on emerging nonvolatile memories (NVMs) provide a thorough solution for memory wall issues and von Neumann bottlenecks. Massive IMC schemes have been proposed by utilizing ingenious structures and additional auxiliary components. However, these schemes are not compatible with the basic cell (one memory unit and one transistor) of emerging random-access memory (RAM), which goes against low-power and high-density requirements. In this paper, we propose a logic implementation scheme based on one magnetic tunnel junction and one transistor (1MTJ-1T), which is the basic cell of spin-transfer-torque magnetic RAM (STT-MRAM). With no other assistance, complete 16 logic operations can be accomplished in two steps with their logic outputs in-situ stored in the MTJ. The area ($0.2 \mu\text{m}^2$) and energy consumption per logic operation (1.1–2.6 pJ) of the logic gates under 14 nm process node are evaluated using SPICE simulations, indicating its excellent performance. Our work exhibits a 1MTJ-1T-based logic operation implementation, which can bridge the gap between STT-MRAM and high-performance IMC applications.

Keywords in-memory computing, logic operation, magnetic tunnel junctions, transistor, spin transfer torque

Citation Huang Y, Cao K H, Zhang K, et al. Implementation of 16 Boolean logic operations based on one basic cell of spin-transfer-torque magnetic random access memory. *Sci China Inf Sci*, 2023, 66(6): 162402, <https://doi.org/10.1007/s11432-021-3562-8>

1 Introduction

Emerging nonvolatile memories (NVMs), such as resistance switching memory (RSM), phase-change memory (PCM), and magnetic tunnel junctions (MTJs) have facilitated the development of in-memory computing (IMC), for their resistance state can be a computation operand as well as the in-situ calculation result [1–12]. For example, with proper programmable voltage applied to memristors, the implication (IMP) logic operation can be implemented using 2 Pt/TiO₂/Pt RSM units and 1 load resistor [13]. Based on a TiN/GeSbTe/TiN PCM unit, the ‘NOR’ and ‘NAND’ logic operations can be accomplished by two sequential inputs [14]. However, the RSM has worse uniformity and lower endurance, and PCM may require higher operation voltage than MTJs configured by spin-transfer-torque (STT) effect [15–18].

Meanwhile, researchers have put massive efforts into investigating the potential of MTJs for IMC implementation over the last several decades. Already in early 2003, a single magnetic element (MTJ or

* Corresponding author (email: zhang_kun@buaa.edu.cn, weisheng.zhao@buaa.edu.cn)

† Huang Y and Cao K H have the same contribution to this work.

spin valve) along with 3 parallel input lines was proposed to fulfill logic operations through the current-induced Oersted field [4]. Later, a full adder employing 12 transistors and 4 MTJs was proposed [19]. In 2010, 4 logic functions based on the STT effect were presented by directly connecting 3 parallel input MTJs with 1 output MTJ in series [20]. More recently, with the assistance of a current coil and intermediate electronic circuitry, 16 Boolean logic functions were achieved on an MTJ through tri-cycle operation [21]. To improve the on/off ratio, a rectified tunnel magnetoresistance (TMR) device was constructed by combining an MTJ with a diode in parallel, which carries out 4 Boolean logic operations [22]. Although reconfigurable logic functions have been performed based on the memory unit of NVMs combined with ingenious structures and additional auxiliary components, these schemes are not compatible with the basic cell of emerging random-access memory (RAM), i.e., one memory unit and one transistor (1T), which brings high energy consumption and/or integration degradation.

Here, we propose a scheme for implementing reconfigurable logic operations using the basic 1MTJ-1T cell of STT magnetic RAM (STT-MRAM). 16 Boolean logic operations are experimentally performed by configuring the initial state and the working voltage applied to the 1MTJ-1T cell. After proper optimization, the scheme can be well cascaded. We further perform SPICE (simulation program with integrated circuit emphasis) simulations under 14 nm process node to verify the feasibility and reveal the high-density and low-power potential of our proposal. This state-of-the-art demonstration can break the boundary between RAM and IMC applications, and inspire more high-performance computation systems.

2 Results and discussion

2.1 Device fabrication

Our MTJ stacks containing Ta(3)/Ru(20)/Ta(0.7)/Pt(1.5)/[Co(0.5)/Pt(0.35)]₆/Co(0.6)/Ru(0.8)/Co(0.6)/[Pt(0.35)/Co(0.5)]₃/Pt(0.25)/Ta(0.2)/Co(1.2)/W(0.25)/Co₂₀Fe₆₀B₂₀(0.9)/MgO(0.8)/Co₂₀Fe₆₀B₂₀(1.2)/W(0.3)/Co₂₀Fe₆₀B₂₀(0.5)/MgO(0.5)/Pt(1.5)/Ta(3.0)/Ru(7) (from bottom to top, the numbers in the parentheses denote the thickness in nanometers) are sputtered on the top of vapor-deposited SiO₂ on the fabricated complementary metal-oxide-semiconductor (CMOS) circuit, using a Singulus magnetron sputtering machine and post annealed under vacuum for 1 h at 300°C. The average surface roughness of the substrate, assessed by atomic force microscope, is slightly larger than that of thermally oxidized silicon. Then, the Ta/Ru hard masks were fabricated using electron-beam lithography and inductive coupling plasma etching. The junctions were defined by multistep Ar ion beam etching while varying the beam angle. During milling, we monitored the secondary-ion mass spectra and stopped the milling operation when the signal was detected through the bottom 1.5 nm-thick Pt layer. The bottom residual metal layers were used as the bottom electrode (BE) for electrical measurement. After milling, the MTJs were ex-situ covered with a Si-N passivation layer by using chemical vapor deposition. Subsequently, the Ta hard mask of the nanopillars was formed using a self-aligned process. To form electrical contacts, Ti(10 nm)/Pt(100 nm) top electrodes (TEs) were made on top of the MTJs using photolithography and lift-off. The N-metal-oxide-semiconductor (NMOS) transistor in the experiments is a standard commercial product.

2.2 Basic properties of the discrete MTJ and transistor

Figure 1(a) illustrates the basic structure of the 1MTJ-1T cell, with an MTJ contacted on the drain of an NMOS transistor with its BE [23]. With an appropriate voltage applied to the gate, source and the TE of the MTJ, the resistance state of the MTJ can be configured, thanks to the STT effect [24–27]. In our experiments, a separated MTJ and NMOS transistor are used with peripheral interconnecting wire to imitate the integrated 1MTJ-1T cell, where the free layer (FL) is adjacent to the drain.

Figure 1(b) illustrates the core structure of the used perpendicular MTJ (p-MTJ). Typically, a basic MTJ structure contains 3 layers, i.e., a ferromagnetic (FM) reference layer (RL) with pinned magnetization direction, a nonmagnetic (NM) tunnel barrier and an FM FL with a flexible magnetization direction [28]. Note that a synthetic antiferromagnetic (SAF) layer is required in some perpendicular MTJs to pin the RL [29]. When the magnetizations of the FL and RL are parallel (P), the resistance of an MTJ is low (R_P); otherwise, the resistance is high (R_{AP}). The transmission electron microscopy (TEM) image of an 80-nm-diameter p-MTJ pillar shown in Figure 1(c) demonstrates the high quality of the device fabrication.




Figure 1 (Color online) (a) Schematic of the 1MTJ-1T cell; (b) basic structure of the fabricated MTJ; (c) TEM photograph of an 80-nm-diameter MTJ; (d) characteristic curve of the NMOS transistor. I_d : drain current; V_d : drain voltage; (e) R-H loop of the MTJ in (c). B_z : the applied magnetic field along z -axis; (f) STT loop of the MTJ in (c) with applied $B_z = -27.5$ mT.




Figure 2 (Color online) (a) MTJ resistance varying with the writing voltage between the TE and the source under $V_g = 3.3$ V. V_{TE} : TE voltage; V_s : source voltage. (b) Continuous writing and reading process of the 1MTJ-1T cell. R_{read} : reading the resistance of the MTJ.

Figure 1(d) plots the typical output curve of the NMOS transistor in use, whose threshold voltage is approximately 1.1 V. Figure 1(e) shows the junction resistance of the MTJ as a function of applied external fields (R - B_z), from which we can derive TMR ratio of 47.3%. Here, the TMR ratio is given by $(R_{AP} - R_P)/R_P \times 100\%$. The TMR of the p-MTJ is relatively low compared with those of the state-of-the-art works, which may originate from the relatively high roughness of our substrate. Note that the center of the R - B_z loop shifts along the x -axis, which probably results from the stray field of the SAF layer. Figure 1(f) is the STT-induced junction resistance switching loop of the MTJ, indicating that voltage exceeding ± 0.58 V between the TE and BE can switch the MTJ state between AP and P, with an applied external field of -27.5 mT.

2.3 Writing and reading process of the 1MTJ-1T cell

To evaluate the proper writing voltage between the TE and source ($V_{TE} - V_s$), continuous voltage tests are carried out as shown in Figure 2(a). When the initial state of the MTJ at $(V_{TE} - V_s) = 0$ is set as




Figure 3 (Color online) (a) 2-step NAND logic implementation; (b) operation schematics of NAND logic; (c) experimental measurement of NAND logic.

‘P’, with the voltage of $V_{TE} - V_s$ up to 0.82 V, the MTJ state can be switched to ‘AP’. Similarly, the MTJ state would change from the initial ‘AP’ to ‘P’ state when $(V_{TE} - V_s)$ down to -0.8 V. Note that the gate voltage (V_g) of the NMOS transistor is always set to 3.3 V in the test. According to the above measurements, we can find that the writing voltage can be ± 0.9 V between the TE and source.

Figure 2(b) presents the continuous writing and reading test results of the 1MTJ-1T cell. For example, from 1–2 ms, a 3.3, 0.9, and 0 V voltage pulses are applied to the gate ($V_g = 3.3$ V), TE ($V_{TE} = 0.9$ V) and source ($V_s = 0$), respectively. Therefore, the MTJ will be set to the ‘AP’ state. Then in 3–4 ms, a 0.1 V reading voltage ($V_{read} = 0.1$ V) is applied to TE, while 0 V is applied to the drain (BE) with all other electrodes suspended. By measuring the current flow, the resistance (R_{read}) of MTJ is obtained. The similar process of writing ‘P’ state and following the reading process is carried out in 4–8 ms. More writing and reading processes are implemented thereafter, showing good repeatability.

2.4 Implementation of 16 Boolean logic operations

According to the above results, we find that the resistance state of MTJ can be flexibly configured through setting the working voltage of source, gate, and TE, which provides multi-dimensional manipulation capability for realizing reconfigurable logic operations. Here, the high voltage (3.3 V for V_g and 0.9 V for V_{TE} or V_s) and low resistance (R_P) are defined as bit ‘1’; otherwise bit ‘0’. To implement the logic operations, we derive a 2-step process based on a 1MTJ-1T cell, including setting the initial state of MTJ (i.e., preset process) and the following data writing process.

In the following, we take ‘NAND’ logic operation as an example to introduce the logic operation process. Configuration parameters for implementing ‘NAND’ logic operation are presented in Figure 3(a). At preset step S1, the initial state of MTJ, represented by ‘I’ is set to be ‘1’. Then at step S2, a voltage equal to input ‘p’ is applied to TE ($T = p$), while ‘q’ is applied to gate ($G = q$) and ‘0’ to source ($S = 0$). The final state of MTJ can be the result of ‘p NAND q’. Figure 3(b) illustrates the steps for different

Table 1 Full logic implementation

Logic function	S 1		S 2		Input p Input q	0	0	1	1
	I	G	T	S		0	1	0	1
0	0	0	p	q		0 (3261)*	0 (3261)	0 (3261)	0 (3261)
1	1	0	p	q		1 (2244)	1 (2244)	1 (2244)	1 (2244)
p	p	0	q	0		0 (3261)	0 (3261)	1 (2244)	1 (2244)
q	q	0	p	0		0 (3261)	1 (2244)	0 (3261)	1 (2244)
\bar{p} (NOT p)	0	1	p	1		1 (2266)	1 (2266)	0 (3305)	0 (3305)
\bar{q} (NOT q)	1	1	q	0		1 (2265)	0 (3295)	1 (2265)	0 (3295)
p+q (OR)	p	q	p	1		0 (3275)	1 (2251)	1 (2251)	1 (2251)
pq (AND)	0	q	p	0	Output	0 (3258)	0 (3265)	0 (3271)	1 (2241)
$\bar{p}+\bar{q}$ (NAND)	1	q	p	0		1 (2241)	1 (2241)	1 (2248)	0 (3275)
$\bar{p} \cdot \bar{q}$ (NOR)	\bar{q}	p	1	q		1 (2251)	0 (3275)	0 (3268)	0 (3278)
$\bar{p}+q$ (IMP)	1	p	1	q		1 (2254)	1 (2260)	0 (3265)	1 (2241)
p+ \bar{q} (RIMP)	1	1	q	p		1 (2251)	0 (3275)	1 (2265)	1 (2251)
$\bar{p}q$ (RNIMP)	0	q	p	1		0 (3291)	1 (2251)	0 (3305)	0 (3305)
p \bar{q} (NIMP)	p	p	q	\bar{q}		0 (3258)	0 (3268)	1 (2241)	0 (3275)
p $\bar{q}+\bar{p}q$ (XOR)	p	q	p	\bar{p}		0 (3265)	1 (2241)	1 (2241)	0 (3275)
pq+ $\bar{p} \cdot \bar{q}$ (XNOR)	\bar{p}	q	\bar{p}	p		1 (2265)	0 (3275)	0 (3275)	1 (2251)

* The number in the brackets denotes the resistance of MTJ, dimension: Ω .

logic inputs. At S1, $V_g = 3.3$ V, $V_s = 0.9$ V, and $V_{TE} = 0$ V are applied to set MTJ as ‘P’ state ($I = 1$). Then at S2, for logic input $(p, q) = (1, 1)$, $V_g = 3.3$ V, $V_{TE} = 0.9$ V, and $V_s = 0$ V are applied to switch the MTJ from ‘P’ to ‘AP’ state, corresponding to logic output ‘0’. For the other logic inputs, i.e., $(p, q) = (1, 0)$, $(0, 1)$, or $(0, 0)$, either V_g or V_{TE} is set to ‘0’, the MTJ cannot be switched and would maintain its initial ‘P’ state, corresponding to logic output ‘1’. The experiment results in Figure 3(c) exhibit the resistance states of MTJ under different V_g and V_{TE} , demonstrating the ‘NAND’ logic operation.

Similar to ‘NAND’ logic operation, all 16 Boolean logic operations can be implemented in 2 steps as shown in Table 1 through configuring the initial state of MTJ, V_{TE} , V_g , and V_s . It is notable that the initial state of MTJ is variable for some logic operations, which can be preset to be ‘p’, ‘q’, ‘ \bar{p} ’, ‘ \bar{q} ’. Here, ‘ \bar{p} ’ (‘ \bar{q} ’) represents the negation of ‘p’ (‘q’). All the outputs are experimentally measured and the results are attached in Table 1.

We take ‘XOR’ as an example to clearly reveal the logic operations with variable initial states. For logic inputs $(p, q) = (1, 1)$ and $(1, 0)$, initial state of MTJ is set to ‘P’ at step S1 ($I = p = 1$). For $(p, q) = (1, 1)$, $V_g = 3.3$ V ($G = q = 1$), $V_{TE} = 0.9$ V ($T = p = 1$) and $V_s = 0$ V ($S = \bar{p} = 0$) are applied to switch the MTJ from ‘P’ to ‘AP’ state, corresponding to logic output ‘0’ at step S2. For $(p, q) = (1, 0)$, the state of MTJ cannot be switched because $V_g = 0$ V ($G = q = 0$), corresponding to logic output ‘1’ at step S2. For logic inputs $(p, q) = (0, 0)$ and $(0, 1)$, initial state of MTJ is set to ‘AP’ at step S1. For $(p, q) = (0, 1)$, $V_g = 3.3$ V ($G = q = 1$), $V_{TE} = 0$ V ($T = p = 0$) and $V_s = 0.9$ V ($S = \bar{p} = 1$) are applied to switch the MTJ from ‘AP’ to ‘P’ state, corresponding to logic output ‘1’ at step S2. For $(p, q) = (0, 0)$, the state of MTJ cannot be switched because $V_g = 0$ V ($G = q = 0$), corresponding to logic output ‘0’. The ‘XOR’ logic operation is carried out.

However, the operation scheme as shown in Table 1 is not stateful, for the 2 operands are voltages while the output is resistance state of MTJ. Here, based on our experimental results, we propose another operation scheme (see Appendix A) which takes the resistance state of MTJ as one of the operands with the result in-situ stored in the MTJ, and thus the optimized scheme can be well cascaded. Note that most of the logic function can be realized in 1 step except NAND and NOR logic, which require 2 steps.

2.5 Discussion

Toward practical applications, some technical factors including scaling, operation speed and power consumption play a vital role and should be deeply considered. Therefore, we evaluate the performance of our proposal and provide a discussion and comparison with other work from the mentioned perspectives.

We conducted SPICE simulations under 14 nm node to evaluate the performance of our proposal. The STT-p-MTJ model is an open-source resource of Spinlib [30]¹⁾. More details of the SPICE model

1) http://spinlib.com/STT_PMA_MTJ.html.




Figure 4 (Color online) Transient simulation of programmable logic operations for 1MTJ-1T cell. 4 different logic functions are presented as examples. When MTJ is ready to change its resistance state, an approximately 2.4 ns latency remains after the applied pulse, denoting the switching time (or speed).

can be found in Appendix B. The 50-nm-diameter MTJ is vertically stacked on the drain of a CMOS transistor with the fin width of 10 nm. In this case, the 1MTJ-1T cell area, which mainly depends on the transistor, is approximately $0.2 \mu\text{m}^2$. Then, we determine the instantaneous state of MTJ varying with applied pulses voltage of V_g , V_{TE} , and V_s according to the electrical models of MTJ and transistor. The transient results in Figure 4 can not only verify the feasibility of the proposed logic, but also prove that the 1MTJ-1T cell is an excellent time-resolved programmable logic gate. Considering the trade-off between the speed and energy cost, our proposal can achieve ~ 2.4 ns switching speed from P to AP state while ~ 2.15 ns from AP to P state, and < 1.4 pJ writing energy (~ 1.3 pJ @ writing bit ‘0’ and ~ 1.1 pJ @ writing bit ‘1’), indicating for one logic function including S1 and S2, the total time cost and power consumption can be less than 4.8 ns and 2.6 pJ, respectively. That is, in the time and energy scale of 4.8 ns and 2.6 pJ, the calculation and data storage are realized simultaneously with no data transition. In comparison, at least a 4.9 ns time delay and 2.5 pJ power consumption occur when using standard CMOS logic to calculate as well as STT-MRAM to transfer and store data (see Appendix C). Our proposal has a similar performance to the CMOS circuit, but costs much less area. Moreover, the preset step S1 can be realized with pulse width of less than 0.8 ns when using our proposed toggle spin torque p-MTJ as an alternative [31]. Thus, the extra time delay of S1 can be significantly reduced. Notably, the energy cost for different logic inputs is variable because step S2 consumes almost no energy when $V_g = 0$ V. In this case, the total energy consumption of S1 and S2 is less than 1.4 pJ. The performance of our proposal can be further improved with the technology nodes scaling down and adopting other assistance effects, such as voltage controlled magnetic anisotropy.

Table 2 compares different IMC schemes based on various emerging NVM units. Except for the intrinsic advantages of STT-MRAM compared with other NVMs, we focus on the compatibility, integrability and functionality of these proposals. Our proposal, as we emphasized above, is perfectly compatible with RAM, because the logic operation is directly carried out in the basic cell of RAM. Meanwhile, the proposed 1MTJ-1T cell can be integrated with MTJ stacking vertically on the drain of the CMOS through silicon vias and metals, bringing almost no extra area cost. In contrast, some proposals may be compatible with RAM, such as resistive switching nonvolatile logic (RS-NVL) containing a pre-charge sense amplifier, a CMOS logic tree and NVM units, but these schemes bring extra complexity, latency and power consumption [32]. Although RS-NVL has good integrability, the complexity brought by intermediate circuits hinders its prospects. For some other proposals, such as 2 memristors and 1 load resistor or the rectified TMR device, an additional load resistor or diode are required, which is not compatible with RAM structure [13, 22, 33]. The load resistor or diode is also harmful to very-large-scale integration [34]. In addition, our proposal can accomplish full 16 Boolean logic operations in two steps, which can reduce the logic operation numbers and improve the efficiency for a certain computation

Table 2 Comparisons between our work and other IMC schemes

Logic unit	1MTJ-1T (this work)	2 RRAMs and 1 load resistor [13]	R-TMR (2 MTJs and 1 diode) [22]	RS-NVL (PCSA+CMOS Tree+2 MTJs) [32]	2 PCMs, 1 load resistor and a switch [33]
Compatible with RAM	Yes	No	No	Yes	No
Vertical integration	Yes	No	No	Yes	No
Logic type	Full logic	IMP	AND/OR/NOR/NAND	AND/XOR	AND/OR

task compared with those proposals realizing partial logic. For example, a half adder constituted by ‘XOR’ and ‘NAND’ logic can be efficiently accomplished, while other schemes require to firstly perform ‘XOR’ logic operation through the multiple associative operations of ‘AND’, ‘OR’, ‘NAND’, and ‘NOR’. Notably, a similar logic implementation scheme based on one RSM unit and one transistor was reported in 2017 [6]. However, compared with STT-MRAM, the endurance and uniformity of RSMs are unsatisfactory because certain randomness is found in the formation and disruption of conductance filament during data writing [5, 35]. Considering that one logic operation consists of two data writing steps, the STT-MRAM with better endurance and uniformity can support massive logic operations, benefiting IMC applications. Moreover, the higher working voltage of RSMs hinders its further application scenarios, such as battery-powered edge-computing devices.

3 Conclusion

In summary, we prove an in-memory logic operation method based on the basic 1MTJ-1T cell. 16 logic operations are experimentally demonstrated with the logic output in-situ stored in the MTJ. The technical factors of the proposed logic schemes are evaluated by SPICE simulations, indicating the high performance of our proposal. Our work outlines the feasibility of IMC application based on the data writing process of 1MTJ-1T basic cell of STT-MRAM.

Acknowledgements This work was supported by National Natural Science Foundation of China (Grant No. 51901008), International Mobility Project (Grant No. B16001), National Key Technology Program of China (Grant No. 2017ZX01032101), National Key R&D Program of China (Grant No. 2018YFB0407602), National Natural Science Foundation of China (Grant No. 92164206), International Collaboration Project (Grant No. B16001), and VR Innovation Platform from Qingdao Science and Technology Commission and Magnetic Sensor Innovation Platform from Laoshan District.

Supporting information Appendixes A–C. The supporting information is available online at info.scichina.com and link.springer.com. The supporting materials are published as submitted, without typesetting or editing. The responsibility for scientific accuracy and content remains entirely with the authors.

References

- Li Y, Zhou Y, Wang Z, et al. Memcomputing: fusion of memory and computing. *Sci China Inf Sci*, 2018, 61: 060424
- Cai H, Liu B, Chen J, et al. A survey of in-spin transfer torque MRAM computing. *Sci China Inf Sci*, 2021, 64: 160402
- Jeong D S, Kim K M, Kim S, et al. Memristors for energy-efficient new computing paradigms. *Adv Electron Mater*, 2016, 2: 1600090
- Ney A, Pampuch C, Koch R, et al. Programmable computing with a single magnetoresistive element. *Nature*, 2003, 425: 485–487
- Wong H S P, Salahuddin S. Memory leads the way to better computing. *Nat Nanotech*, 2015, 10: 191–194
- Wang Z R, Su Y T, Li Y, et al. Functionally complete Boolean logic in 1T1R resistive random access memory. *IEEE Electron Dev Lett*, 2017, 38: 179–182
- Guo Z, Yin J, Bai Y, et al. Spintronics for energy-efficient computing: an overview and outlook. *Proc IEEE*, 2021, 109: 1398–1417
- Yuan R, Ma M, Xu L, et al. Efficient 16 Boolean logic and arithmetic based on bipolar oxide memristors. *Sci China Inf Sci*, 2020, 63: 202401
- Yao P, Wu H, Gao B, et al. Fully hardware-implemented memristor convolutional neural network. *Nature*, 2020, 577: 641–646
- Zhong Y, Tang J, Li X, et al. Dynamic memristor-based reservoir computing for high-efficiency temporal signal processing. *Nat Commun*, 2021, 12: 408
- Luo Q, Guo Z, Zhang S, et al. Crack-based complementary nanoelectromechanical switches for reconfigurable computing. *IEEE Electron Dev Lett*, 2020, 41: 784–787
- Guo Z, Guan Y, Luo Q, et al. Ferroelectric-nanocrack switches for memory and complementary logic with zero off-current and low operating voltage. *Adv Electron Mater*, 2021, 7: 2100023
- Borghetti J, Snider G S, Kuekes P J, et al. ‘Memristive’ switches enable ‘stateful’ logic operations via material implication. *Nature*, 2010, 464: 873–876
- Cassinerio M, Ciochini N, Ielmini D. Logic computation in phase change materials by threshold and memory switching. *Adv Mater*, 2013, 25: 5975–5980
- Wong H S P, Lee H Y, Yu S, et al. Metal-oxide RRAM. *Proc IEEE*, 2012, 100: 1951–1970
- Tehrani S, Slaughter J M, Deherrera M, et al. Magnetoresistive random access memory using magnetic tunnel junctions. *Proc IEEE*, 2003, 91: 703–714

- 17 Slesazek S, Mikolajick T. Nanoscale resistive switching memory devices: a review. *Nanotechnology*, 2019, 30: 352003
- 18 Jeong H, Shi L. Memristor devices for neural networks. *J Phys D-Appl Phys*, 2019, 52: 023003
- 19 Ikeda S, Hayakawa J, Lee Y M, et al. Magnetic tunnel junctions for spintronic memories and beyond. *IEEE Trans Electron Dev*, 2007, 54: 991–1002
- 20 Lyle A, Harms J, Patil S, et al. Direct communication between magnetic tunnel junctions for nonvolatile logic fan-out architecture. *Appl Phys Lett*, 2010, 97: 152504
- 21 Gao S, Yang G, Cui B, et al. Realisation of all 16 Boolean logic functions in a single magnetoresistance memory cell. *Nanoscale*, 2016, 8: 12819–12825
- 22 Zhang K, Cao K, Zhang Y, et al. Rectified tunnel magnetoresistance device with high on/off ratio for in-memory computing. *IEEE Electron Dev Lett*, 2020, 41: 928–931
- 23 Kent A D, Worledge D C. A new spin on magnetic memories. *Nat Nanotech*, 2015, 10: 187–191
- 24 Chen A. A review of emerging non-volatile memory (NVM) technologies and applications. *Solid-State Electron*, 2016, 125: 25–38
- 25 Wang M, Cai W, Zhu D, et al. Field-free switching of a perpendicular magnetic tunnel junction through the interplay of spin-orbit and spin-transfer torques. *Nat Electron*, 2018, 1: 582–588
- 26 Apalkov D, Khvalkovskiy A, Watts S, et al. Spin-transfer torque magnetic random access memory (STT-MRAM). *J Emerg Technol Comput Syst*, 2013, 9: 1–35
- 27 Cao K, Cai W, Liu Y, et al. In-memory direct processing based on nanoscale perpendicular magnetic tunnel junctions. *Nanoscale*, 2018, 10: 21225–21230
- 28 Wang M, Cai W, Cao K, et al. Current-induced magnetization switching in atom-thick tungsten engineered perpendicular magnetic tunnel junctions with large tunnel magnetoresistance. *Nat Commun*, 2018, 9: 671
- 29 Peng S, Zhu D, Zhou J, et al. Modulation of heavy metal/ferromagnetic metal interface for high-performance spintronic devices. *Adv Electron Mater*, 2019, 5: 1900134
- 30 Zhao Y, Yang J, Li B, et al. NAND-SPIN-based processing-in-MRAM architecture for convolutional neural network acceleration. *Sci China Inf Sci*, 2022. doi: 10.1007/s11432-021-3472-9
- 31 Cai W, Shi K, Zhuo Y, et al. Sub-ns field-free switching in perpendicular magnetic tunnel junctions by the interplay of spin transfer and orbit torques. *IEEE Electron Dev Lett*, 2021, 42: 704–707
- 32 Zhao W, Moreau M, Deng E, et al. Synchronous non-volatile logic gate design based on resistive switching memories. *IEEE Trans Circ Syst I*, 2014, 61: 443–454
- 33 Li Y, Zhong Y P, Deng Y F, et al. Nonvolatile “AND,” “OR,” and “NOT” Boolean logic gates based on phase-change memory. *J Appl Phys*, 2013, 114: 234503
- 34 Cai W, Wang M, Cao K, et al. Stateful implication logic based on perpendicular magnetic tunnel junctions. *Sci China Inf Sci*, 2022, 65: 122406
- 35 Chen Y. ReRAM: history, status, and future. *IEEE Trans Electron Dev*, 2020, 67: 1420–1433