

# Novel SiC SBD-wall-integrated trench MOSFET with a semi-superjunction and split trench gate

Xiaorong LUO<sup>1\*</sup>, Junyue HUANG<sup>1</sup>, Xu SONG<sup>1</sup>, Qinfeng JIANG<sup>1</sup>, Jie WEI<sup>1</sup>,  
Jian FANG<sup>1</sup> & Fei YANG<sup>2</sup>

<sup>1</sup>*School of Electronic Science and Engineering, University of Electronic Science and Technology of China, Chengdu 610054, China;*

<sup>2</sup>*Global Energy Interconnection Research Institute, Beijing 102209, China*

Received 21 February 2021/Revised 30 June 2021/Accepted 23 August 2021/Published online 13 May 2022

**Citation** Luo X R, Huang J Y, Song X, et al. Novel SiC SBD-wall-integrated trench MOSFET with a semi-superjunction and split trench gate. *Sci China Inf Sci*, 2022, 65(6): 169404, <https://doi.org/10.1007/s11432-021-3324-0>

Dear editor,

SiC MOSFET has the advantages of low specific on-resistance ( $R_{on,sp}$ ), high breakdown voltage (BV), high operating temperature, and low thermal resistance. As a switching device, SiC MOSFET needs an anti-paralleled freewheeling diode (FWD) in many cases. Owing to the wide band gap, the body diode in SiC MOSFET has a drawback of high turn-on voltage ( $V_F$ ) in the reverse conduction [1]. Compared with the external Schottky barrier diode (SBD), an integrated SBD reduces extra package cost and stray inductance [2]. The superjunction (SJ) MOSFET can optimize the trade-off relationship between  $R_{on,sp}$  and BV, as well as reduce the switching loss by decreasing the gate-to-drain capacitance ( $C_{GD}$ ). However, the superjunction causes a large reverse recovery charge ( $Q_{rr}$ ) and a large reverse recovery current ( $I_{rr}$ ) during switching transients [3]. Meanwhile, the fabrication of SiC full superjunction is hard to realize on the condition of long deep N/P pillar [4].


A novel SiC SBD-wall-integrated MOSFET with a semi-superjunction (SSJ) and split trench gate (STG), called S<sup>3</sup>-TMOS, is proposed. Static and dynamic characteristics are compared among the S<sup>3</sup>-TMOS, SBD-wall-integrated trench MOSFET (SWITCH-MOS, S-MOS) [5] and conventional trench MOSFET (C-TMOS) by Sentaurus TCAD. Figure 1 shows the half-cell cross-sectional schematic performances of three devices and summarizes the performances from simulation. Compared with the other two devices, S<sup>3</sup>-TMOS has superior static and dynamic performances.

**Device structure and mechanism.** The S<sup>3</sup>-TMOS features a wall-integrated SBD, a semi-superjunction structure, and a split trench gate. First, the wall-integrated SBD on the side of the source trench provides a reverse conducting path as an FWD, which is turned on earlier than the body PN junction. Thus, the S<sup>3</sup>-TMOS could achieve a low turn-on voltage  $V_F$  in the reverse conduction. Meanwhile, the SBD integrated in the side wall saves the device area. Second,

the semi-superjunction structure optimizes the electric field (E-Field) distribution and allows a high N type drift doping concentration to achieve an ultralow  $R_{on,sp}$  with a high BV. In the S<sup>3</sup>-TMOS, the  $Q_{rr}$  is decided by the depletion capacitance of the SBD and PN junction of SJ region in parallel, of which the capacitance of the PN junction is dominant owing to its much larger junction area. Further, the PN junction area of the semi-SJ is smaller than that of full-SJ, and thus its  $Q_{rr}$  is smaller. Thus, we adapt the semi-SJ MOSFET to achieve a low  $Q_{rr}$  and reduce fabrication difficulty. Third, the split trench gate is located under the poly gate and shorted to the source electrode, so part of the  $C_{GD}$  could be transferred to drain-to-source capacitance ( $C_{DS}$ ). Therefore, the S<sup>3</sup>-TMOS achieves lower  $C_{GD}$  and gate-to-drain charge ( $Q_{GD}$ ), and thus a lower switching loss. Fourth, the P-Shield region beneath the gate trench is immune to premature breakdown by avoiding punching through and shielding the trench gate from the high E-Field [6]. It also shapes a Junction-Barrier-Schottky (JBS) structure along with P-Body to inhibit the leakage current induced by the SBD. Multiple epitaxy plus ion implantation is adopted to obtain semi-superjunction structure. The formation of the split gate is realized by refill and patterned re-etch process. Ni single ohmic/Schottky contact process scheme is chosen in the metallization process to form the Schottky contact and ohmic contact at the same time.

**Results and discussions.** The S<sup>3</sup>-TMOS owns the highest BV of 1604 V because the semi-superjunction structure introduces almost rectangular E-Field distribution rather than triangular E-Field distribution of the C-TMOS. Owing to a higher doping concentration in the drift region, the S<sup>3</sup>-TMOS has much lower  $R_{on,sp}$  of 1.54 m $\Omega$ ·cm<sup>2</sup> than those of the other devices and thus achieves the lowest static loss. The current spread layer (CSL) leads to a smaller  $R_{on,sp}$  of S-MOS than that of C-TMOS. Since the integrated SBD turns on earlier than the PN junction, both the S<sup>3</sup>-TMOS and S-MOS have a very low  $V_F$  at reverse conduction cur-

\* Corresponding author (email: xrluo@uestc.edu.cn)



**Figure 1** (Color online) Device structures and performance comparison of three devices.

rent of  $100 \text{ A/cm}^2$ . Furthermore, the S<sup>3</sup>-TMOS has a low leakage current because of the narrowed path of leakage current caused by SSJ structure and JBS region. Thus, the S<sup>3</sup>-TMOS could achieve higher reliability compared with S-MOS.

Dynamic characteristics of the three devices are also discussed. The STG transfers part of  $C_{GD}$  to  $C_{DS}$ , and thus the  $C_{GD}$  of the S<sup>3</sup>-TMOS is 38% and 74% lower than that of S-MOS and C-TMOS, respectively. The S<sup>3</sup>-TMOS exhibits the lowest  $Q_{GD}$  of  $166.6 \text{ nC/cm}^2$ , which is much lower than  $417.3 \text{ nC/cm}^2$  of C-TMOS and  $248.6 \text{ nC/cm}^2$  of S-MOS. Owing to the lower  $C_{GD}$  and  $Q_{GD}$ , higher  $dV/dt$  and  $dI/dt$  values can be achieved in S<sup>3</sup>-TMOS, resulting in a lower switching loss. The switching loss ( $E_{switch}$ ) of S<sup>3</sup>-TMOS is  $2.25 \text{ mJ/cm}^2$ , which is 15% and 70% lower than that of S-MOS and C-TMOS, respectively. Meanwhile, the S<sup>3</sup>-TMOS maintains almost the same voltage/current overshoot in spite of higher  $dV/dt$  and  $dI/dt$  values than those of the S-MOS, indicating a better trade-off between switching loss and electromagnetic interference (EMI) noise.

**Conclusion.** A novel SiC SBD-wall-integrated trench MOSFET with semi-superjunction structure and STG is proposed. The figure of merit (FOM) of the S<sup>3</sup>-TMOS is improved by 106% and 227% compared with that of S-MOS and C-TMOS, respectively. The STG, semi-superjunction, and P-Shield effectively reduce the coupling effect between gate and drain, and thus improve the switching characteristic. Wall-integrated SBD contributes to the decreasing of  $V_F$ . Compared to C-TMOS, the  $V_F$  and switching loss decreases by 42% and 70%, respectively. As a result, the S<sup>3</sup>-TMOS achieves superior static and dynamic characteristics, indicating that the S<sup>3</sup>-TMOS is competitive and promising

in high power and high frequency application fields.

**Acknowledgements** This work was supported by National Key Research and Development Program of China (Grant No. 2016YFB0400502) and Postdoctoral Innovative Talent Support Program (Grant No. BX20190059).

#### References

- Jiang H, Wei J, Dai X P, et al. Silicon carbide split-gate MOSFET with merged Schottky barrier diode and reduced switching loss. In: Proceedings of the 28th International Symposium on Power Semiconductor Devices and ICs (ISPSD), Prague, 2016. 59–62
- Luo X R, Zhang K, Song X, et al. 4H-SiC trench MOSFET with an integrated Schottky barrier diode and L-shaped P<sup>+</sup> shielding region. J Semicond, 2020, 41: 102801
- Yang Z, Zhu J, Tong X, et al. Investigations of inhomogeneous reverse recovery behavior of the body diode in superjunction MOSFET. In: Proceedings of the 29th International Symposium on Power Semiconductor Devices and IC's (ISPSD), Sapporo, 2017. 155–158
- Saito W, Omura I, Aida S, et al. High breakdown voltage (> 1000 V) semi-superjunction MOSFETs using 600-V class superjunction MOSFET process. IEEE Trans Electron Devices, 2005, 52: 2317–2322
- Aiba R, Okawa M, Kanamori T, et al. Experimental demonstration on superior switching characteristics of 1.2 kV SiC SWITCH-MOS. In: Proceedings of the 31st International Symposium on Power Semiconductor Devices and ICs (ISPSD), Shanghai, 2019. 23–26
- Wei J, Zhang M, Jiang H P, et al. Investigations of p-shielded SiC trench IGBT with considerations on IE effect, oxide protection and dynamic degradation. In: Proceedings of the 31st International Symposium on Power Semiconductor Devices and ICs (ISPSD), Shanghai, 2019. 199–202