# **SCIENCE CHINA** Information Sciences



• RESEARCH PAPER •

June 2022, Vol. 65 162404:1–162404:6 https://doi.org/10.1007/s11432-021-3283-5

# Physical investigation of subthreshold swing degradation behavior in negative capacitance FET

Mengxuan YANG<sup>1</sup>, Qianqian HUANG<sup>1,2\*</sup>, Kaifeng WANG<sup>1</sup>, Chang SU<sup>1</sup>, Liang CHEN<sup>1</sup>, Yangyuan WANG<sup>1,2</sup> & Ru HUANG<sup>1,2\*</sup>

<sup>1</sup>Key Laboratory of Microelectronic Devices and Circuits (MOE), Institute of Microelectronics, Peking University, Beijing 100871, China;
<sup>2</sup>Beijing Laboratory of Future IC Technology and Science, Peking University, Beijing 100871, China

Defining Dationation of Patiente 10 Technology and Science, Teking University, Defining 100011, China

Received 21 March 2021/Revised 5 June 2021/Accepted 17 June 2021/Published online 21 April 2022

Abstract Power consumption has become one of the bottlenecks limiting the future development of integrated circuits. Tunnel FETs (TFETs) and negative capacitance FETs (NCFETs) can break the subthreshold swing limitation (60 mV/dec at room temperature) of conventional metal-oxide-semiconductor field-effect transistor (MOSFET) to reduce the operating voltage and thus power consumption. However, induced by the band-to-band tunneling mechanism, TFETs have a subthreshold swing degradation issue and relatively low ON current. Although NCFETs with ferroelectric/dielectric gate stack can theoretically maintain a high ON current comparable to conventional MOSFET, the physical origin of sub-60 SS is controversial and the mechanism of switching behavior in NCFET is still not clear. In this work, by experimentally investigating the whole negative differential capacitance process and its gate voltage amplification coefficient, an intrinsic issue of SS degradation with increased gate voltage is also found in NCFET for the first time. Based on the physical investigation and simulation results, it is shown that the intrinsic SS degradation in NCFET is resulting from the instant dielectric polarization response. Both the decrease of dielectric thickness and the increase of dielectric constant may lead to the severer SS degradation, which is not favorable for scaled NCFETs.

Keywords ferroelectric, negative differential capacitance effect, polarization, low power, voltage amplification

Citation Yang M X, Huang Q Q, Wang K F, et al. Physical investigation of subthreshold swing degradation behavior in negative capacitance FET. Sci China Inf Sci, 2022, 65(6): 162404, https://doi.org/10.1007/s11432-021-3283-5

# 1 Introduction

Power consumption has become the fundamental issue for nanoelectronic circuits. To reduce the operation voltage  $(V_{\rm DD})$  for low power consumption while maintaining a high ON current, the device subthreshold swing (SS) needs to be reduced [1, 2], while traditional metal-oxide-semiconductor field-effect transistors (MOSFETs) have a fundamental SS limitation of 60 mV/dec at room temperature. Tunnel FET (TFET) with band-to-band tunneling mechanism and negative capacitance FET (NCFET) with ferro-electric/dielectric (FE/DE) gate stack have attracted great attention due to their capability of sub-60 mV/dec SS at room temperature [3,4]. However, for TFET, the ON current is relatively low, limiting its high-performance applications. Besides, the SS will increase with the increased gate voltage which is known as the SS degradation issue [5,6]. The SS degradation issue may lead to the increase of average sub-threshold swing (SS<sub>avg</sub>) and thus  $V_{\rm DD}$ , which is not conducive to low consumption applications [7,8].

Theoretically, NCFETs can maintain the high ON current comparable to conventional MOSFET [9–11]. Moreover, the NC effect of FE/DE gate stack in NCFET can achieve sub-60 mV/dec SS [12]. Concretely, the NC effect occurs when the reciprocal of the second derivation of potential energy (U) with respect to the ferroelectric polarization charge (Q) is negative [13], which means the differential capacitance (dQ/dV) is negative [14]. However, the theoretical explanation of negative differential capacitance is still

<sup>©</sup> Science China Press and Springer-Verlag GmbH Germany, part of Springer Nature 2022

Yang M X, et al. Sci China Inf Sci June 2022 Vol. 65 162404:2



Figure 1 (Color online) (a) FE-DE series is a schematic representation of the NCFET gate stack. Measured  $V_{\text{FE}}$  and  $V_{\text{DE}}$  versus time in FE-DE series structure under constant applied voltage sweeping rate. (b) The input  $V_G$  versus t, and measured  $V_{\text{FE}}$  and  $V_{\text{DE}}$  versus t.

controversial and lacks direct experimental evidence. Currently, the main explanations for the sub-60 SS in NCFETs are the quasi-static NC (QSNC) and transient NC theory [15, 16]. Based on the standalone ferroelectric capacitor, we have directly experimentally proved that the sub-60 SS of NCFET is originated from the dynamic polarization switching [17, 18]. However, the electrical behavior and its inherent physics of SS with increased gate voltage in NCFET are still not clear.

In this paper, by experimentally investigating and analyzing the gate voltage amplification coefficient during the whole negative differential capacitance process, for the first time, it is found that the amplification coefficient shows non-monotonic dependence on gate voltage and there is an intrinsic issue of SS degradation with increased gate voltage in NCFET. It is shown that the physical origin of the SS degradation in NCFET is the dielectric polarization rather than the ferroelectric polarization. Both dielectric thickness decrease and the dielectric constant increase will lead to the severer SS degradation issue, which is not favorable for the scaled NCFETs.

# 2 Characterization of the gate voltage amplification in FE-DE series capacitance

The gate voltage amplification coefficient in NCFET, defined as  $A_V$ , can be obtained by using the internal gate voltage ( $V_{int}$ ) to divide the total applied voltage ( $V_G$ ). The behavior of  $A_V$  can reflect the behavior of SS. A large  $A_V$  means a small SS in NCFET. To study the gate voltage amplification coefficient and the corresponding SS in NCFET, the gate stack in NCFET can be characterized by a series capacitance structure of ferroelectric and dielectric layers, as shown in Figure 1(a). The FE layer is a 5 nm Hf<sub>0.5</sub>Zr<sub>0.5</sub>O<sub>2</sub> film after the annealing process at 500°C for 30 s, which shows the typical ferroelectric polarization-voltage (P-V) loop behavior. The DE layer is a 5 nm HfO<sub>2</sub> film, whose capacitance is 8.3  $\mu$ F/cm<sup>2</sup>. The experimental details and the ferroelectric properties of HZO materials have been described in our previous work in detail [17, 18].

Sweeping voltage signals with the constant rate are applied to the fabricated FE-DE series structure in this experiment, and the variable partial voltage of the ferroelectric layer and the dielectric layer in real-time responding to this external linear sweeping voltage ( $V_G$ -t) is monitored by an oscilloscope. As shown in the measured results in Figure 1(b), when the FE voltage ( $V_{FE}$ ) starts to decrease with the increased time, DE voltage ( $V_{DE}$ ) will increase more rapidly and thus the  $V_{DE}$ -t curve becomes steeper with a larger change rate, and the change rate of  $V_{DE}$  becomes to exceed the sweeping rate of external applied voltage, which also means the differential voltage of the DE layer is amplified and  $A_V > 1$  can be achieved.

According to  $V_{\rm FE}$  and  $V_{\rm DE}$ , the gate voltage amplification coefficient  $A_V$  and the charge change over time dQ/dt can be extracted. In this work,  $A_V$  is experimentally extracted by using  $dV_{\rm FE}/dt$  and  $dV_G/dt$  and satisfies the following equation:

$$A_V = \frac{\mathrm{d}V_{\rm int}}{\mathrm{d}V_G} = -\frac{\mathrm{d}V_{\rm FE}/\mathrm{d}t}{\mathrm{d}V_G/\mathrm{d}t}.$$
(1)

Considering the fixed capacitance of the DE layer  $(C_{\text{DE}})$ , the charge change on the electrode satisfies the following equation, which means that dQ/dt can be obtained by the measured  $dV_{\text{DE}}/dt$ :

$$\frac{\mathrm{d}Q}{\mathrm{d}t} = C_{\mathrm{DE}} \times \mathrm{d}V_{\mathrm{DE}}/\mathrm{d}t.$$
(2)

## 3 Results and discussion

#### **3.1** Dynamic polarization charge in ferroelectric HfO<sub>2</sub>

For the FE-DE series stack, when the NC effect occurs, the dielectric voltage increment  $(dV_{DE})$  will exceed the total gate voltage increment  $(dV_G)$ , which is originated from the change of dynamic polarization charge increment (dQ). The requirement of dQ for the negative differential capacitance effect is shown in the following equation:

$$\frac{\mathrm{d}Q}{\mathrm{d}t} = C_{\mathrm{DE}} \times \mathrm{d}V_{\mathrm{DE}}/\mathrm{d}t > C_{\mathrm{DE}} \times \mathrm{d}V_G/\mathrm{d}t.$$
(3)

Therefore, it can be seen that the key of NC effect emergence is dQ, which comes from the dynamic polarization switching. In the FE layer, the dynamic polarization charge Q consists of ferroelectric polarization and dielectric polarization, where ferroelectric polarization will increase with time and voltage, and dielectric polarization has a positive dependence on voltage, as shown in the following equation [19]:

$$Q = \varepsilon_0 E + P = (1 + \chi)\varepsilon_0 E + P_{\rm re} = P_t + P_{\rm re},\tag{4}$$

where  $\chi$  is polarizability,  $\varepsilon_0$  is vacuum dielectric constant, E is the electric field,  $P_{\rm re}$  is ferroelectric spontaneous polarization, and  $P_t$  is dielectric polarization. With the increased voltage changing, the dielectric polarization switching can respond instantaneously, while the ferroelectric polarization switching also depends on time. Therefore, to study the physical process of the NC effect in ferroelectric materials, both ferroelectric and dielectric polarization should be considered, especially for multi-phase ferroelectric HfO<sub>2</sub> material [20]. Grown by the ALD process, the ferroelectric HZO material is mostly multi-phase, and both relaxation-responsive ferroelectric phase and instant-responsive dielectric phase exist [9].

#### 3.2 Gate voltage amplification and SS degradation

Figure 2 shows the experimentally extracted  $A_V$  and  $dV_{\rm DE}/dt$  of our fabricated FE-DE series structure. When the FE-DE series structure is applied to constant sweeping rate voltage, the partial voltage of the FE layer and DE layer changes with external applied voltage nonlinearly, resulting from the ferroelectric polarization. As shown in Figure 2(a), the red solid curve represents the change of FE layer amplification coefficient  $A_V$  with time, and the blue dotted curve corresponds to the  $V_{\rm FE}$ -t. Under a certain sweeping rate, the FE layer can be in the NC state, and thus negative  $dV_{\rm FE}$  and  $A_V > 1$  can be observed. Figure 2(b) shows the observed  $dV_{\rm DE}/dt$  when positive  $dV_G/dt$  is applied and negative  $dV_{\rm FE}$  occurs.

Since  $V_G$  increases linearly with time, these experimental  $A_V$ -t results can also reflect the behavior of  $A_V$  with increased gate voltage. During the NC effect, with increased  $V_G$ ,  $A_V$  increases at first and then decreases, which indicates that the SS of NCFET is not a constant as the gate voltage increases. Instead, for NCFET, the device SS may reduce at first and then inevitably increase. The measured negative capacitance characteristics with the non-monotonic gate voltage amplification phenomenon in this work have been found in dozens of our fabricated devices, which indicates that the results are reliable and reproducible.

For a logic device, to reduce the operating voltage and the power, it requires not only steep minimum SS (SS<sub>min</sub>) but also steep average SS (SS<sub>avg</sub>, usually defined as the average SS extracted from off state to threshold state) [21] to ensure a high on-off current ratio ( $I_{\rm ON}/I_{\rm OFF}$  ratio). The increasing SS with the increasing gate voltage, called the SS degradation behavior in this work, will increase SS<sub>avg</sub>, which is not conducive to improve  $I_{\rm ON}/I_{\rm OFF}$  ratio and reduce  $V_{\rm DD}$  [22]. Unfortunately, it is found that NCFET has the inherent SS degradation issue like TFET, although their physical mechanisms are different.



Figure 2 (Color online) (a) According to the relationship between voltage and electrical charges, the amplification factor  $A_V = 1 - dV_{FE}/dV_G$  in the experiment is extracted and plotted in a red solid line, based on the measured voltage shown in a blue dotted line. The time and voltage at the point where  $V_{FE}$  starts decreasing are defined as  $t_{FE\_begin}$  and  $V_{FE\_begin}$ . (b) During the NC effect stage,  $dV_{DE}/dt$  exceeds  $dV_G/dt$ .



Figure 3 (Color online) (a) Extracted  $A_V$  is as a function of  $V_{\rm FE}$ .  $A_V$  is proportional to dQ/dt. NC effect starts at  $V_{\rm NC\_begin}$ . NC effect stops at  $V_{\rm NC\_stop}$ . (b) Simulated  $V_{\rm FE}$  and  $dV_{\rm FE}/dt$  by TCAD. (c) Simulated  $dP_t/dt$  and  $dP_{\rm re}/dt$  by TCAD. During NC effect,  $dP_t/dt$  is negative and  $dP_{\rm re}/dt$  is positive. (d) Simulated SS behaviors in NCFET and MOSFET. (e) Extracted simulated SS<sub>avg</sub> of NCFET with different sweeping rates. (f) Extracted simulated SS<sub>min</sub> of NCFET with different sweeping rates.

### 3.3 Physical mechanism of SS degradation in NCFET

To investigate the physical mechanism of SS degradation in NCFET, we convert the measured curve of  $A_V$  versus time in Figure 2(a) into the curve of  $A_V$  versus  $V_{\text{FE}}$  in Figure 3(a), where  $A_V$  is proportional to charge increment dQ/dt. The ferroelectric voltage corresponding to the beginning of the NC effect is defined as  $V_{\text{NC}}$  begin. The FE voltage corresponding to the ending of the NC effect is defined as  $V_{\text{NC}}$  begin. We note that the ferroelectric voltage during the whole NC effect process keeps decreasing. In this process, dQ/dt is increasing at first and then decreasing, which is the same as  $A_V$  in Figure 2(a).

To explain the experimental phenomena above, the polarization switching behavior during the whole NC process is analyzed and simulated considering both instant-responsive dielectric polarization and relaxation-responsive ferroelectric polarization based on the Sentaurus TCAD tools. In Sentaurus TCAD, both FE-DE series capacitor and NCFETs are simulated considering 2-D Poisson's equation and carrier continuity equations self-consistently [23]. More details of simulation methods have been described in our previous work [18].

Figures 3(b) and (c) show the simulation results of the FE-DE series capacitor, and both ferroelectric

spontaneous polarization and dielectric polarization are respectively simulated and extracted. It can be seen that the change direction of  $dP_t/dt$  is always consistent with the direction of electric field change (dE/dt), while the  $dP_{\rm re}/dt$  is simultaneously affected by voltage and time change.

As shown in Figure 3(a), before NC effect begins, dQ/dt is increasing when ferroelectric voltage increases, which consists of ferroelectric response and dielectric response, and can be written in the following formula:

$$\frac{\mathrm{d}Q}{\mathrm{d}t} = \frac{(1+\chi)\varepsilon_0}{d} \cdot \frac{\mathrm{d}V_{\mathrm{FE}}}{\mathrm{d}t} + \frac{\mathrm{d}P_{\mathrm{re}}}{\mathrm{d}t}.$$
(5)

Therefore, from Figure 3(b), it is known that  $dV_{FE}/dt$  will decrease before NC effect begins, which means  $dP_t/dt$  will decrease, while  $dP_{re}/dt$  keeps increasing with increasing applied voltage NC. According to the derivation of our previous work [18], with dQ/dt increasing, when  $dV_{DE}$  increases to exceed  $dV_G$ ,  $A_V$ will exceed 1 and ferroelectric voltage begins to drop, corresponding to the appearance of NC phenomenon.

When the negative differential capacitance phenomenon occurs, according to the measured results, it can be seen that dQ/dt first increases and then decreases. This is because as the ferroelectric voltage decreases, the instant-responsive dielectric polarization  $P_t$  decreases and  $dP_t$  becomes negative, hindering the increase of dQ/dt for gate voltage amplification. However, at this time, the increasing ferroelectric polarization  $P_{\rm re}$  is still promoting the gate voltage amplification for larger  $A_V$ . Therefore, there is a competition between the effects of these two polarizations. At the beginning stage when  $A_V > 1$ , the role of  $P_{\rm re}$  dominates and thus the gate voltage amplification coefficient increases with the gate voltage or time. However, as the time continues to increase, the gate voltage amplification coefficient increases rapidly, leading to a rapid decrease of the ferroelectric voltage and a more significant hinder effect induced by  $P_t$ . Therefore, when the role of dielectric polarization  $P_t$  dominates and the gate voltage amplification coefficient starts to decrease, corresponding to the long-lasting SS degradation behavior in NCFET. Finally, the NC phenomenon will end when (3) cannot be satisfied.

From the above discussion, it can be seen that the dielectric polarization is the essential physical origin for the inevitable degradation of SS in NCFET. To further investigate the SS degradation behavior, NCFET devices are simulated based on Sentaurus TCAD tools, and the SS of NCFET and MOSFET is extracted and compared as shown in Figure 3(d), which also demonstrates the degradation behavior of SS in NCFET.

For NCFET, the sweeping rate can significantly impact the ferroelectric response and thus the NC effect [17]. Therefore,  $SS_{avg}$  will also change with different sweeping rates. As shown in the extracted simulation results in Figure 3(e), it is found that  $SS_{avg}$  will first decrease and then increase with the increasing sweeping rate. Compared with Figure 3(f), the frequency range of  $SS_{avg}$  below 60 mv/dec is more stringent than that of  $SS_{min}$  due to the influence of SS degradation. As shown in Figure 3(e), when the sweeping rate for NCFET is in the range of 5 to 7 V/ms, although  $SS_{min}$  is still below 60 mV/dec,  $SS_{avg}$  is more than 60 mV/dec due to the dominant effect of SS degradation. When the sweeping rate further increases, the  $SS_{min}$  is also larger than 60 mV/dec because the ferroelectric polarization switching cannot respond to the gate voltage sweeping.

According to (5), during the negative differential capacitance process, the decrease of dielectric thickness and the increase of dielectric constant will make the dielectric polarization more dominant, which may lead to a severer SS degradation issue. It is not favorable for the scaled NCFETs and puts forward new challenges for logic applications.

# 4 Conclusion

In this work, the physical process of NC effect is analyzed comprehensively from the perspective of ferroelectric polarization and dielectric polarization, and the intrinsic SS degradation issue in NCFET is found and explained. The phenomenon that the gate voltage amplification coefficient increases at first and then decreases is due to the competition effects between ferroelectric polarization and dielectric polarization. The role of ferroelectric polarization dominates at the beginning of the negative differential capacitance process, while with ferroelectric voltage continuing to reduce, the effect of dielectric polarization increases rapidly, leading to the essential SS degradation behavior with increased gate voltage in NCFET. Moreover, the decrease of dielectric thickness and the increase of dielectric constant will make SS degradation issue severer. Acknowledgements This work was supported by the National Key R&D Program of China (Grant No. 2018YFB2202800), National Natural Science Foundation of China (Grant Nos. 61851401, 61822401, 61927901, 61421005), and 111 Project (Grant No. B18001).

#### References

- 1 Moore G E. Progress in digital integrated electronics. In: Proceedings of IEEE International Electron Devices Meeting, San Francisco, 1975. 11–13
- 2 Nowak E J. Maintaining the benefits of CMOS scaling when scaling bogs down. IBM J Res Dev, 2002, 46: 169–180
- 3 Ionescu A M, Riel H. Tunnel field-effect transistors as energy-efficient electronic switches. Nature, 2011, 479: 329–337
- 4 Seabaugh A C, Zhang Q. Low-voltage tunnel transistors for beyond CMOS logic. Proc IEEE, 2010, 98: 2095–2110
- 5 Jia R D, Chen L, Huang Q Q, et al. Complementary tunneling transistors based on WSe<sub>2</sub>/SnS<sub>2</sub> van der Waals heterostructure. Sci China Inf Sci, 2020, 63: 149401
- 6 Nirschl T, Wang P F, Weber C, et al. The tunneling field effect transistor (TFET) as an add-on for ultra-low-voltage analog and digital processes. In: Proceedings of IEEE International Electron Devices Meeting, San Francisco, 2004. 195–198

7 Zhao Y, Huang Q Q, Huang R. A novel tunnel FET design through hybrid modulation with optimized subthreshold characteristics and high drive capability. Sci China Inf Sci, 2020, 63: 129402

- 8 Wu C, Huang Q, Zhao Y, et al. A novel tunnel FET design with stacked source configuration for average subthreshold swing reduction. IEEE Trans Electron Devices, 2016, 63: 5072–5076
- 9 Müller J, Böscke T S, Schröder U, et al. Ferroelectricity in simple binary ZrO<sub>2</sub> and HfO<sub>2</sub>. Nano Lett, 2012, 12: 4318–4323
- 10 Boscke T, Muller J, Brauhaus D, et al. Ferroelectricity in hafnium oxide: CMOS compatible ferroelectric field effect transistors. In: Proceedings of International Electron Devices Meeting, San Francisco, 2011. 547–550
- 11 Khan A I, Bhowmik D, Yu P, et al. Experimental evidence of ferroelectric negative capacitance in nanoscale heterostructures. Appl Phys Lett, 2011, 99: 113501
- Tu L, Wang X, Wang J, et al. Ferroelectric negative capacitance field effect transistor. Adv Electron Mater, 2018, 4: 1800231
   Kobayashi M. A perspective on steep-subthreshold-slope negative-capacitance field-effect transistor. Appl Phys Express, 2018, 11: 110101
- 14 Zhou J, Han G, Li Q, et al. Ferroelectric HfZrO<sub>x</sub> Ge and GeSn PMOSFETs with sub-60 mV/decade subthreshold swing, negligible hysteresis, and improved I<sub>ds</sub>. In: Proceedings of IEEE International Electron Devices Meeting, San Francisco, 2016. 310–313
- 15 Si M, Su C J, Jiang C, et al. Steep-slope hysteresis-free negative capacitance MoS<sub>2</sub> transistors. Nat Nanotech, 2018, 13: 24–28
- 16 McGuire F A, Lin Y C, Price K, et al. Sustained sub-60 mV/decade switching via the negative capacitance effect in MoS<sub>2</sub> transistors. Nano Lett, 2017, 17: 4801–4806
- 17 Wang H, Yang M, Huang Q, et al. New insights into the physical origin of negative capacitance and hysteresis in NCFETs. In: Proceedings of IEEE International Electron Devices Meeting, San Francisco, 2018. 707–710
- 18 Wang H M, Huang Q Q, Yang M X, et al. Deep insight into the voltage amplification effect from ferroelectric negative capacitance. Sci China Inf Sci, 2019, 62: 89401
- 19 Phillips R. The Feynman lectures on physics. Physics Bulletin, 2013, 17: 367
- 20 Lee C K, Cho E, Lee H S, et al. First-principles study on doping and phase stability of HfO<sub>2</sub>. Phys Rev B, 2008, 78: 012102 21 Blaeser S, Glass S, Schulte-Braucks S, et al. Novel SiGe/Si line tunneling TFET with high Ion at low  $V_{DD}$  and constant SS.
- In: Proceedings of IEEE International Electron Devices Meeting, San Francisco, 2015. 608-611
  Huang Q, Huang R, Wu C, et al. Comprehensive performance reassessment of TFETs with a novel design by gate and source engineering from device/circuit perspective. In: Proceedings of IEEE International Electron Devices Meeting, San Francisco, 2014. 355-338
- 23 Jo J Y, Han H S, Yoon J G, et al. Domain switching kinetics in disordered ferroelectric thin films. Phys Rev Lett, 2007, 99: 267602