

# A compact model for transition metal dichalcogenide field effect transistors with effects of interface traps

Yifei XU<sup>†</sup>, Weisheng LI<sup>†</sup>, Dongxu FAN, Yi SHI, Hao QIU\* & Xinran WANG\*

*National Laboratory of Solid State Microstructures, School of Electronic Science and Engineering, Collaborative Innovation Center of Advanced Microstructures, Nanjing University, Nanjing, China*

Received 8 November 2020/Revised 4 January 2021/Accepted 6 January 2021/Published online 8 March 2021

**Citation** Xu Y F, Li W S, Fan D X, et al. A compact model for transition metal dichalcogenide field effect transistors with effects of interface traps. *Sci China Inf Sci*, 2021, 64(4): 140408, https://doi.org/10.1007/s11432-020-3155-7

Dear editor,

Two-dimensional transition metal dichalcogenide (TMD) materials, such as molybdenum disulphide (MoS<sub>2</sub>), are considered as promising channel candidates in field effect transistors (FETs) for future generations of complex systems owing to their ultrathin body and dangling-bond free surface [1]. In this context, a compact model for TMD FETs is indispensable for circuit explorations and designs. In particular, a converging model that can reproduce the sub-threshold and strong-inversion characteristics is important to efficient circuit design for complex digital systems [2].

Interface traps are inevitable in TMD FETs [3,4]. However, in previously published models, they were neglected in [5,6], or a large amount of numerical calculations [7,8] were unavoidable which can introduce the convergence problem. In this study, we propose a converging compact model by simplifying the energy distribution of interface traps. Without a large amount of numerical calculations, our model provides a good fit to experimental results in both sub-threshold and strong-inversion regions and is suitable for efficient circuit explorations for future complex digital systems.

Figure 1(a) shows the schematic of a top-gate FET with a monolayer MoS<sub>2</sub> as its active channel. The channel length and width are  $L$  and  $W$ , respectively. The source and drain electrodes contact the MoS<sub>2</sub> and are assumed to be ohmic. The source is grounded and considered as the reference potential in the FET. With the voltages applied at the gate electrode ( $V_{gs}$ ) and the drain electrode ( $V_{ds}$ ), the current ( $I_{ds}$ ) flows in the  $x$  direction along the channel.

We build on the model developed by Jiménez [5] to derive the current-voltage characteristics by adding the effects of interface traps. The channel charge density is expressed as

$$n_{2D} = N_{2D} \ln(1 + \alpha), \quad (1)$$

where

$$N_{2D} = \frac{g_s g_1 m_1^* kT}{2\pi\hbar^2} + \frac{g_s g_2 m_2^* kT}{2\pi\hbar^2} e^{-\frac{\Delta E_{KQ}}{kT}},$$

$$\alpha = e^{\frac{qV_C - E_0}{kT}},$$

where  $V_C$  is the voltage across  $C_q$ ,  $q$  is the elementary charge,  $E_0$  is half of the bandgap ( $E_g$ ), which is 1.8 eV [8] for MoS<sub>2</sub>.  $k$  is the Boltzmann constant and  $T$  is the temperature.  $\hbar$  is the reduced Planck constant.  $g_s$  is the spin degeneracy.  $g_1$  and  $g_2$  are the degeneracy of the K and Q conduction valleys, respectively.  $m_1^*$  and  $m_2^*$  are their respective DOS effective masses. For MoS<sub>2</sub>,  $g_s = 2$ ,  $g_1 = 2$ ,  $g_2 = 6$ ,  $m_1^* = 0.48m_0$ , and  $m_2^* = 0.57m_0$  [8].  $m_0$  is the electron rest mass.  $\Delta E_{KQ}$  is the energy separation between K and Q conduction valleys ( $\sim 0.11$  eV for MoS<sub>2</sub> [8]).


The equivalent capacitive circuit of the MoS<sub>2</sub> FET is shown in Figure 1(b).  $C_{ox}$ ,  $C_q$ ,  $C_{it}$  represent the top oxide capacitance, quantum capacitance of the MoS<sub>2</sub> channel, and the capacitance owing to interface traps at the oxide-channel interface.  $V_T$  and  $V_n$  respectively are the threshold voltage and the channel potential of the MoS<sub>2</sub> FET.  $C_{ox} = \epsilon_{ox}/t_{ox}$ , where  $\epsilon_{ox}$  is the dielectric constant of the top gate oxide and  $t_{ox}$  is its thickness.  $C_q$  can be expressed as

$$C_q = q \frac{dn_{2D}}{dV_C} = \frac{q^2 N_{2D} \alpha}{(1 + \alpha)kT}. \quad (2)$$

Figure 1(c) shows the schematic of  $V_{gs}$  dependences of  $C_{ox}$ ,  $C_q$ , and  $C_{it}$ . The real  $C_{it}$  keeps as a constant in the sub-threshold region and becomes a complex function of  $V_{gs}$  when the FET goes into the transition and strong-inversion regions owing to the energy distribution of the interface traps [4]. That results in a large amount of numerical calculations in previous models [7,8]. On the other hand, according to experimental results [4],  $C_q$  increases exponentially

\* Corresponding author (email: qiuhaonju@gmail.com, xrwang@nju.edu.cn)

† Xu Y F and Li W S have the same contribution to this work.



**Figure 1** (Color online) (a) Schematic of a top-gate FET with a monolayer MoS<sub>2</sub> as its active channel. (b) Equivalent capacitive circuit of the MoS<sub>2</sub> FET. (c) Schematic of V<sub>gs</sub> dependences of capacitances and I<sub>ds</sub>. (d) Measured (symbol) and simulated (line) transfer characteristics. (e) Simulated V<sub>gs</sub> dependence of capacitances. (f) Measured (symbol) and simulated (line) output characteristics. (g) Simulated Gummel symmetry test results.

with V<sub>gs</sub> and thus C<sub>it</sub> is negligible in the strong-inversion region. In the sub-threshold region, the sub-threshold swing (SS) is dominated by C<sub>it</sub> and C<sub>ox</sub>. Thus, it can be concluded that by extracting C<sub>it</sub> in the sub-threshold region and taking it as a constant across all regions, the introduced error in the strong-inversion region is negligible. In this letter, C<sub>it</sub> is assumed as

$$C_{it} = q^2 D_{it}, \quad (3)$$

where D<sub>it</sub> is the density of interface traps.

At the position  $x$  in the channel, the bias potentials and capacitances are correlated with the channel charge ( $Q_n$ ) as

$$(V_{gs} - V_T + V_n(x) - V_C(x))C_{ox} + (-C_{it}V_C(x) + Q_n(x)) = 0, \quad (4)$$

where  $V_n(0) = 0$ ,  $V_n(L) = V_{ds}$ ,  $Q_n = -qn_2D$ .

The current density  $J_D$  at the position  $x$  is expressed as

$$J_D(x) = Q_n(x)\mu \frac{dV_n(x)}{dx}, \quad (5)$$

where  $\mu$  is the mobility.

By integrating  $J_D$  across all positions along the channel and changing the variable from  $x$  to  $V_n$ , the current  $I_D$  can be expressed as

$$I_D = \mu \frac{W}{L} \int_{V_{Cs}}^{V_{Cd}} Q_n \frac{dV_n}{dV_C} dV_C. \quad (6)$$

where  $V_{Cs}$  and  $V_{Cd}$  respectively are the quantum potential at the source and drain.  $dV_n/dV_C$  can be derived by differentiating (4) with respect to  $V_C$ .

Using all above equations, a simple analytical form of  $I_D$  is obtained:

$$I_D = \mu \frac{W}{L} \left\{ \left( \frac{C_{ox} + C_{it}}{C_{ox}} \right) N_2 D k T \alpha \right.$$

$$\left. + \frac{q^2 N_2^2 D}{2C_{ox}} \ln^2(1 + \alpha) \right\} \frac{V_{Cd}}{V_{Cs}}. \quad (7)$$

The channel length modulation coefficient ( $\lambda$ ) is additionally included as

$$I_{ds} = I_D(1 + \lambda V_{ds}). \quad (8)$$

The proposed compact model is validated using the experimental results. The device fabrication process [9] is described as follows. Monolayer MoS<sub>2</sub> film is first grown by chemical vapor deposition process on sapphire and then transferred onto the 30 nm Al<sub>2</sub>O<sub>3</sub>/doped silicon substrate. The channel is patterned using PMMA as mask and subsequently etched using CF<sub>4</sub> plasma. Source and drain electrodes are patterned by electron-beam lithography and 50 nm Au is deposited by E-beam evaporation. ML PTCDA and HfO<sub>2</sub> ( $\epsilon_{ox} = 14\epsilon_0$ ,  $t_{ox} = 9$  nm) are deposited onto the channel area.  $\epsilon$  is the vacuum dielectric constant. The gate electrode (5 nm Ti/15 nm Au) is aligned to source and drain electrodes by the E-beam lithography. All electrical measurements are performed under a vacuum environment at room temperature (300 K).

Figure 1(d) shows the simulated (line) and experimental (symbols) transfer characteristics of the MoS<sub>2</sub> FET. Our model guarantees a good fit to the experimental results in both sub-threshold and strong-inversion regions with small deviations in the transition region. The deviation is mainly ascribed to that C<sub>it</sub> is a function of V<sub>g</sub> and is comparable with C<sub>q</sub> in the transition region, whereas it is assumed as a constant in this model. However, as claimed in the introduction, the good fit in both sub-threshold and strong-inversion regions guarantees the application of this model in digital circuit design. In addition, only three fitting parameters —  $\mu$ , V<sub>T</sub>, and D<sub>it</sub> — are required in the proposed model. The extracted  $\mu = 1.2 \text{ cm}^2 \cdot \text{V}^{-1} \cdot \text{s}^{-1}$ , V<sub>T</sub> = 1.1 V. The extracted D<sub>it</sub> is  $\sim 6.6 \times 10^{13} \text{ cm}^{-2} \cdot \text{e} \cdot \text{V}^{-1}$ , which is consistent

with other published data [4]. By optimizing the interface between MoS<sub>2</sub> channel and gate oxide,  $D_{it}$  can be reduced and  $\mu$  can be improved.

The  $V_{gs}$  dependences of  $C_q$ ,  $C_{ox}$ , and  $C_{it}$  are shown in Figure 1(e). As is expected,  $C_{it}$  dominates in the sub-threshold region whereas  $C_q$  dominates in the strong-inversion region. The target frequency of this model is not high, that is the reason why the possible parasitic capacitances other than  $C_q$ ,  $C_{ox}$ , and  $C_{it}$  are neglected.

In addition to the transfer characteristics, a good fit to the output characteristics of the MoS<sub>2</sub> FET is shown in Figure 1(f). Our model also passes the Gummel symmetry test [7] results. As shown in Figure 1(g),  $I_{ds}$  and its even derivatives have odd symmetry around  $V_x = 0$  V and odd derivatives have even symmetry around  $V_x = 0$  V.

**Conclusion.** In this letter, we presented a compact model for TMD FETs considering the indispensable effects of interface traps. Different from the previous models where a large amount of numerical calculations are unavoidable, by simplifying the energy distribution of interface traps, we proposed a converging and accurate model that is validated by experimental results. Our model is suitable for efficient circuit explorations for future complex systems based on TMD FETs.

**Acknowledgements** This work was supported by National Natural Science Foundation of China (Grant Nos. 61734003, 61521001, 61927808, 61851401).

## References

- 1 Tang H W, Zhang H M, Chen X Y, et al. Recent progress in devices and circuits based on wafer-scale transition metal dichalcogenides. *Sci China Inf Sci*, 2019, 62: 220401
- 2 Rabaey J M. *Digital Integrated Circuits: A Design Perspective*. 2nd ed. New York: Pearson, 2003
- 3 Qiu H, Xu T, Wang Z, et al. Hopping transport through defect-induced localized states in molybdenum disulphide. *Nat Commun*, 2013, 4: 2642
- 4 Fang N, Toyoda S, Taniguchi T, et al. Full energy spectra of interface state densities for n- and p-type MoS<sub>2</sub> field-effect transistors. *Adv Funct Mater*, 2019, 29: 1904465
- 5 Jiménez D. Drift-diffusion model for single layer transition metal dichalcogenide field-effect transistors. *Appl Phys Lett*, 2012, 101: 243501
- 6 Marin E G, Bader S J, Jena D. A new holistic model of 2-D semiconductor FETs. *IEEE Trans Electron Dev*, 2018, 65: 1239–1245
- 7 Cao W, Kang J, Liu W, et al. A compact current-voltage model for 2D semiconductor based field-effect transistors considering interface traps, mobility degradation, and inefficient doping effect. *IEEE Trans Electron Dev*, 2014, 61: 4282–4290
- 8 Suryavanshi S V, Pop E. S2DS: physics-based compact model for circuit simulation of two-dimensional semiconductor devices including non-idealities. *J Appl Phys*, 2016, 120: 224503
- 9 Li W, Zhou J, Cai S, et al. Uniform and ultrathin high-gate dielectrics for two-dimensional electronic devices. *Nat Electron*, 2019, 2: 563–571