

A 530 nA quiescent current low-dropout regulator with embedded reference for wake-up receivers

Shaoquan GAO, Hanjun JIANG*, Fule LI & Zhihua WANG

Institute of Microelectronics, Tsinghua University, Beijing 100084, China

Received 27 July 2019/Revised 12 September 2019/Accepted 25 November 2019/Published online 2 November 2020

Citation Gao S Q, Jiang H J, Li F L, et al. A 530 nA quiescent current low-dropout regulator with embedded reference for wake-up receivers. *Sci China Inf Sci*, 2020, 63(12): 229404, <https://doi.org/10.1007/s11432-019-2715-1>

Dear editor,

Low power transceivers are essential in the wireless personal area network (WPAN) applications [1]. To reduce transceivers' power in standby mode, wake-up receivers (WuRx's) are now widely used in WPAN applications [2]. Those WuRx's are always-on in the system and are usually powered by batteries. A compact low-dropout (LDO) voltage regulator with very small quiescent current is required to convert the battery voltage to the desired working voltage.

Some recently reported low quiescent current LDOs are digital LDOs or the quasi-digital LDOs [3], but they exhibit very poor power supply rejection ratio (PSR) or large output ripple. For WuRx's which are sensitive to the power supply noise/disturbance, an analog LDO is preferred. However, analog LDOs usually need a large decoupling capacitor, such as the analog LDO presented in [4] requires a 240 pF decoupling capacitor under the light load condition. Nevertheless, most LDOs need a separate voltage reference which requires extra current and chip area. The analog LDO with an embedded voltage reference in [5] consumes very low quiescent current (110 nA). However, it could only output a voltage around 1.2 V.

In this study, a low quiescent current LDO with an embedded voltage reference is proposed. An error amplifier (EA) with asymmetrical input transistors is used for the closed-loop voltage regula-

tion. The EA's input transistor pair is biased in the moderate inversion region, instead of the commonly used weak inversion region. The LDO output range is expanded without extra power consumption. The chip is designed and fabricated in a 180 nm CMOS process. The output voltage can be expanded to a given value between 1.3 V and 1.8 V with different settings of design parameters. The maximum quiescent current is only 530 nA, with a 1.6 V output and an input range of 1.8–3.7 V. The load current range is 0–100 μ A.

Circuit architecture. The circuit architecture of the proposed LDO regulator is shown in Figure 1(a). The core circuitry consists of an EA with asymmetrical input transistors, a PMOS source follower buffer, a PMOS power passing transistor M_{pass} , a feedback network, and a Miller compensation network. There is no extra reference circuit required for this LDO. The auxiliary circuitry includes an adaptive biasing circuit for fast transient response. All the transistors used in this LDO are thick gate-oxide devices to tolerate possible high battery voltage up to 3.7 V. The LDO regulator has an embedded voltage reference which is similar to that in [5]. However, the structure in [5] could only output the bandgap voltage of ~ 1.2 V. In this study, the output voltage is greatly expanded.

Voltage regulation with embedded reference. If the EA's input transistors M_1 and M_2 are biased in the weak inversion region as [5], the drain-source current I_D and the gate-source voltage $V_{\text{GS_WI}}$

* Corresponding author (email: jianghanjun@tsinghua.edu.cn)




Figure 1 (Color online) (a) Core circuit of the proposed LDO regulator (biasing circuit not included); (b) measured quiescent current with 100 μA current load; (c) measured output voltages of 9 samples across $-20^{\circ}C - +85^{\circ}C$ temperature range.

have a relationship [6] given by

$$V_{GS_WI} = \frac{nkT}{q} \ln \frac{I_D}{I_{D0}} \frac{1}{W/L}, \quad (1)$$

where I_{D0} is the current density of a MOSFET in weak inversion region, W and L refer to the size of a MOSFET, k is the Boltzmann factor, q is the charge of an electron, T is the absolute temperature, and n is a process related parameter. With the well matched cascode current mirror formed by M_5 – M_8 as the load, M_1 and M_2 have the same current. In this design, M_1 and M_2 have the same channel length and different channel width ($W_2/W_1 = N$), which results in unequal V_{GS_WI} . Considering the input transistor threshold voltage mismatch, the difference of V_{GS_WI} is

$$\Delta V_{GS_WI} = \frac{nkT}{q} \ln N + \Delta V_T. \quad (2)$$

It can be concluded from (2) that ΔV_{GS_WI} contains the PTAT component and the constant component. We can rewrite it as

$$\Delta V_{GS_WI} = A \cdot T + \Delta V_T, \text{ where } A = \frac{nk}{q} \ln N. \quad (3)$$

On the other hand, if M_1 and M_2 are biased in

the strong inversion region, we have

$$V_{GS_SI} = V_T + (V_b - V_T) \sqrt{\frac{W_0/L_0}{2W_{1,2}/L}}, \quad (4)$$

where V_T is the transistor threshold voltage, and V_b is the gate voltage of the tail current transistor M_0 , respectively. $I_S = \frac{1}{2} \mu_n C_{ox} \frac{W_0}{L_0} (V_b - V_T)^2$ is actually the tail current through M_0 . M_1 and M_2 have the same biasing current equal to $I_S/2$. Considering the input transistor threshold mismatch, the V_{GS} difference of M_1 and M_2 in this region is given by

$$\Delta V_{GS_SI} = C + \Delta V_T, \quad (5)$$

where $C = \sqrt{\frac{1}{2} \frac{W_0 L}{W_1 L_0}} (V_b - V_T) (1 - \frac{1}{\sqrt{N}})$ and it is treated as a constant.

In this design, M_1 and M_2 are biased in the moderate inversion region, i.e., between the weak inversion region and the strong inversion region. The drain current of M_1/M_2 consists of both the drift and the diffusion components. Roughly speaking, ΔV_{GS} can be decomposed into two components, namely, the part described by (3), and the part described by (5).

$$\Delta V_{GS} \approx \alpha AT + \beta C + \alpha \Delta V_T + \beta \Delta V_T. \quad (6)$$

It is not easy to get the analytical solutions for the coefficients α and β in (6), but their values can be found using the transistor-level simulation. With the feedback loop, the LDO output voltage is given by

$$V_{\text{OUT}} = V_{\text{BE}} + F\Delta V_{\text{GS}}, \quad (7)$$

in which V_{BE} is the base-emitter voltage of the BJT Q_1 in Figure 1(a), and $F=(R_1+R_2+R_3)/R_2$. According to [7], V_{BE} has a negative temperature coefficient (temp-co), and it can be denoted as

$$V_{\text{BE}} \approx V_{\text{G0}} - B \cdot T, \quad (8)$$

where V_{G0} is a constant and $-B$ is the temp-co of V_{BE} .

Combining (6)–(8) leads to

$$V_{\text{OUT}} \approx (\alpha F A - B)T + V_{\text{G0}} + \beta F \sqrt{\frac{1}{2} \frac{W_0 L}{W_1 L_0}} (V_{\text{b}} - V_{\text{T}}) \cdot \left(1 - \frac{1}{\sqrt{N}}\right) + F(\alpha \Delta V_{\text{T}} + \beta \Delta V_{\text{T}}). \quad (9)$$

Eq. (9) consists of three parts, namely, the constant part, the temperature dependent part and the part caused by process variation. The values of F , α and β can be adjusted by changing R_2 , N and V_{b} . Although it is impractical to find the analytical solution for R_2 , N and V_{b} , Eq. (9) clearly shows the feasibility to obtain V_{OUT} with the desired nominal voltage and a zero temp-co. In the real design, the transistor-level simulation is used to find the appropriate values of R_2 , N and V_{b} . The final chosen components' values are marked on Figure 1(a). After fabrication, the values of R_2 and V_{b} can be tuned by programming the on-chip control switches. More design details are included in Appendixes A–D.

Experimental results. The proposed LDO has been fabricated in a 180 nm CMOS technology. It occupies an active area of 0.11 mm² (270 μm \times 410 μm) excluding the bonding pads. Figure 1(b) shows the measured quiescent current with different input voltages. The maximum quiescent current is 530 nA between 1.8 V and 3.7 V input range.

Nine samples randomly selected from the fabricated chips are measured to validate the temperature independence. For each chip measured, the resistor R_2 and the biasing voltage V_{b} are iterated to find the proper settings, which makes the output voltage close to 1.6 V and the temp-co flat at the room temperature. Figure 1(c) shows measured output

voltages of 9 LDOs within temperature range of $-20^\circ\text{C} - +85^\circ\text{C}$. The average voltage is 1.601 V and the standard variance is 19.1 mV, which means $\pm 3.58\%$ 3σ inaccuracy. More experimental results are included in Appendix E.

Conclusion. A 530 nA quiescent current LDO regulator with the embedded voltage reference is presented. The error amplifier transistors are biased in the moderate inversion region instead of the commonly used weak inversion region to expand the output voltage range. The LDO output voltage is 1.6 V with an input voltage ranges between 1.8 V and 3.7 V. It is stable for the load current range of 0–100 μA . With the low quiescent current, wide input range and small chip area, the proposed LDO is suitable for integration in ultra-low power WPAN SoCs powered by miniature batteries.

Acknowledgements This work was supported in part by National Natural Science Foundation of China (Grant Nos. 61661166010, 61434001), Science, Technology and Innovation Commission of Shenzhen Municipality (Grant Nos. JCYJ20160608154932084, JCYJ20170307145728497), Suzhou-Tsinghua Innovation Leadership Program (Grant No. 2016SZ0214), and Beijing Engineering Research Center (Grant No. BG0149).

Supporting information Appendixes A–E. The supporting information is available online at info.scichina.com and link.springer.com. The supporting materials are published as submitted, without typesetting or editing. The responsibility for scientific accuracy and content remains entirely with the authors.

References

- 1 Liu W Y, Chen J J, Liu X D, et al. A 2.4 GHz low power CMOS transceiver for LR-WPAN applications. *Sci China Inf Sci*, 2014, 57: 082404
- 2 Bae J, Yoo H J. A 45 μW injection-locked FSK wake-up receiver with frequency-to-envelope conversion for crystal-less wireless body area network. *IEEE J Solid-State Circ*, 2015, 50: 1351–1360
- 3 Kim D, Seok M. Fully integrated low-drop-out regulator based on event-driven PI control. In: *Proceedings of IEEE International Solid-State Circuits Conference*, San Francisco, 2016. 148–149
- 4 Lim Y, Lee J, Park S, et al. An external capacitorless low-dropout regulator with high PSR at all frequencies from 10 kHz to 1 GHz using an adaptive supply-ripple cancellation technique. *IEEE J Solid-State Circ*, 2018, 53: 2675–2685
- 5 Balachandran G K, Barnett R E. A 110 nA voltage regulator system with dynamic bandwidth boosting for RFID systems. *IEEE J Solid-State Circ*, 2006, 41: 2019–2028
- 6 Sansen W M C. *Analog Design Essentials*. Berlin: Springer, 2006. 17–18
- 7 Johns D A, Martin K. *Analog Integrated Circuit Design*. Hoboken: John Wiley & Sons, Inc., 1997