

A 143.2–168.8-GHz signal source with 5.6 dBm peak output power in a 130-nm SiGe BiCMOS process

Peigen ZHOU, Jixin CHEN*, Pinpin YAN*, Zhigang PENG, Debin HOU,
Zhe CHEN & Wei HONG

State Key Laboratory of Millimeter Waves, Southeast University, Nanjing 210096, China

Received 2 July 2019/Revised 26 August 2019/Accepted 8 November 2019/Published online 1 September 2020

Citation Zhou P G, Chen J X, Yan P P, et al. A 143.2–168.8-GHz signal source with 5.6 dBm peak output power in a 130-nm SiGe BiCMOS process. *Sci China Inf Sci*, 2020, 63(12): 229402, <https://doi.org/10.1007/s11432-019-2732-1>

Dear editor,

With the development of silicon-based processes, a variety of RF devices have become possible to be designed at frequencies above 100 GHz [1]. Besides, sub-terahertz systems operating in D-Band have the potential to be applied to a wide range of applications, such as high-resolution radar, energy detection, and broadband ultra high-speed communication [2]. However, for these applications, the generation of a D-Band signal source with milliwatt level output power, better phase noise, and wider tuning range remains a big challenge.

Various researches have been carried out for the implementation of the D-Band signal source. Among them, three methods are widely used, and they are the fundamental oscillator, the harmonic oscillator, and the multiplier with low-frequency signal source. The fundamental oscillator has been widely used, while the tuning range is limited owing to parasitic capacitance introduced by layout. The harmonic oscillator is relatively easy to implement wide tuning range, but the output power is limited. The more traditional approaches are still based on multiplier chain with low-frequency oscillator [1].

However, as we all know, the multiplier chains have many unwanted harmonic components. These harmonic signals would create multiple intermodulation components in the D-Band signal source and distort the phase noise. Therefore, it is

necessary to suppress these unwanted harmonics for better phase noise [3].

In this study, we present a D-Band signal source that demonstrates 5.6 dBm peak output power at 159 GHz, as shown in Figure 1(a). By applying high pass matching networks in tripler and doubler design, the signal source achieves a comparable unwanted harmonics suppression of over 30 dBc in the whole output tuning range. Also, by analyzing the influence of the input power level (which was detected at the output of the E-Band tripler through power detector) and the base bias voltage on the output power of the D-Band doubler, implementation of the doubler has been carefully designed for higher output power.

24–28 GHz VCO and divide-by-4 design. This VCO is based on our previous study reported in [4]. Differential topology is adopted owing to the advantage of the virtual RF ground node for better phase noise and higher output power. Special attention is paid to symmetry during the VCO layout design to obtain better fundamental signal suppression, which in turn leads to better phase noise. Static topology frequency divider is adopted owing to the strict requirements of low input power level and high sensitivity. The divide-by-4 is achieved by cascading two stages of D-latch topology-based static divide-by-2 in an ac-coupled manner.

E-Band tripler design. The third harmonic en-

* Corresponding author (email: jxchen@seu.edu.cn, yanpinpin@seu.edu.cn)




Figure 1 (Color online) (a) Block diagram of the D-Band signal source; (b) schematic of the E-Band tripler; (c) schematic of the D-Band doubler; (d) simulated output power of the D-Band doubler versus input power and base bias voltage at 78 GHz; (e) die micrograph of the signal source; (f) measured output frequency and phase noise vs. the tuning voltage V_{tune} of VCO; (g) measured output power and harmonic suppression vs. the tuning voltage V_{tune} of VCO.

hanced tripler is adopted owing to its wide tuning range and relatively low input power requirement [5], as depicted in Figure 1(b). Transformers (TFs) are used for the tripler impedance matching. In E-Band, the majority of the TF has characteristics that are single-turn coil and stacked coupling structure [6,7]. However, in the design of cascaded cascode topology differential circuits, the real part of the next stage input impedance is usually several times or a fraction of the previous stage output impedance. So it is difficult to well match the cascaded cascode topology with a single-turn TF according to the impedance transformation theory. One effective approach to well match these impedances with large difference is to use TF with metals turn ratio of $1:n$ ($n \geq 2$). However, this method will greatly increase the parasitic resistance and capacitance of the TF, thereby deteriorating the quality factor of the TF and affecting the operating bandwidth.

In our design, the methodology to co-design a single turn TF with a series inductance is pre-

sented. The output impedance of the tripler can be well transferred into a conductance circle with the adopted tuning inductance L_3 where the impedance matching can be implemented by a single turn TF easily [8]. The output of the tripler is designed along with a passive 15 dB coupler, allowing for accurate detection of its output power.

D-Band doubler design. The D-Band doubler is the most critical component in this D-Band signal source design because it directly determines the output power and the quality of the final output signal. Figure 1(c) shows the circuit schematic of the proposed D-Band doubler. As presented in [9], the base bias voltage of the doubler core will affect the output power. In the design process, we found that not only the base bias voltage but also the input power has a great influence on the output power. Figure 1(d) shows the output power of the doubler as a function of the input power and the base bias voltage V_{b4} at 78 GHz. It is obvious that the optimal output power of the doubler corresponds to different base bias point at different in-

put power level. Besides, as the input power level increases, the dc bias voltage V_{b4} that corresponds to the optimal output power gradually decreases. Therefore, the output power of the E-Band tripler must be carefully detected at different frequency, to obtain an optimum dc bias voltage for maximizing the output power of the D-Band doubler. Thus, a passive RF power detector is inserted between the E-Band tripler and the D-Band doubler to accurately detect the RF signal power level that entering the D-Band doubler. Then, the dc bias voltage of the D-Band doubler is determined based on the output dc voltage of the power detector for optimum output power at different frequencies.

Fabrication and measurement. Chip micrograph of the D-Band signal source is shown in Figure 1(e). The size of the chip including pads is 2 mm \times 1.2 mm. The chip is tested through on wafer probing with dc pads bonded to printed circuit board to provide dc power. For output frequency test, the OML WR05 harmonic mixer with Keysight spectrum analyzer N9030A is used. The corresponding $\times 3$, $\times 4$ and $\times 5$ harmonics are measured using N9030A with the OML WR08 harmonic mixer. The measured output frequency vs. the tuning voltage V_{tune} is illustrated in Figure 1(f). When the tuning voltage V_{tune} is tuned from 0 to 1.6 V, the measured output frequency of the VCO is from 23.8 to 28.1 GHz and corresponding output frequency of the signal source is from 143.2 to 168.8 GHz. Harmonic signal suppression is obtained by the difference between the harmonic signal ($\times 3$, $\times 4$, $\times 5$, $\times 7$ and $\times 8$) output power and the effective RF signal ($\times 6$) output power on the spectrum analyzer. Figure 1(g) plots the measured output power of the unwanted harmonics rejection. Benefit from the proposed unwanted harmonics suppression technique in the tripler and doubler design, the unwanted harmful harmonics rejection are better than 30 dBc over the entire tuning range.

For output power test, the VDI Erickson PM4 power meter with the WR05-to-WR10 waveguide transition are adopted to detect the output power. The measured output power vs. the tuning range is plotted in Figure 1(g). The signal source achieves a measured peak output power of 5.6 dBm at 159 GHz, and the output power is higher than 0 dBm when the tuning voltage V_{tune} changes from 0.1 to 1.6 V. The phase noise of the signal source is measured at the divide-by-4 output by RS FSUP50 spectral analyzer, because it is difficult and inac-

curate to measure the phase noise directly at the D-Band doubler output port. The measured phase noise of the signal source is shown in Figure 1(f). As illustrated in Figure 1(f), the measured phase noise is around -93 dBc/Hz @ 1 MHz between 142–168 GHz frequency range.

Acknowledgements This work was supported by National Natural Science Foundation of China (Grant Nos. 61701114, 61941103), National Key Research and Development Program (Grant No. 2018YFB1801602), Scientific Research Foundation of Graduate School of Southeast University (Grant No. YBJJ1811), and China Scholarship Council (CSC).

Supporting information Appendixes A–E. The supporting information is available online at info.scichina.com and link.springer.com. The supporting materials are published as submitted, without typesetting or editing. The responsibility for scientific accuracy and content remains entirely with the authors.

References

- 1 Shopov S, Balteanu A, Hasch J, et al. A 234–261-GHz 55-nm SiGe BiCMOS signal source with 5.4–7.2 dBm output power, 1.3% DC-to-RF efficiency, and 1-GHz divided-down output. *IEEE J Solid-State Circ*, 2016, 51: 2054–2065
- 2 Yishay R B, Elad D. A 17.5 dBm D-Band power amplifier and doubler chain in SiGe BiCMOS technology. In: *Proceedings of European Microwave Integrated Circuits Conference (EuMIC)*, 2014. 53–56
- 3 Hou D, Chen J, Yan P, et al. A 270 GHz $\times 9$ multiplier chain MMIC with on-chip dielectric-resonator antenna. *IEEE Trans THz Sci Technol*, 2018, 8: 224–230
- 4 Peng Z, Hou D, Chen J, et al. A 28 GHz low phase-noise Colpitts VCO with wide tuning-range in SiGe technology. In: *Proceedings of IEEE Radio Frequency Integration Technology (RFIT)*, 2018. 1–3
- 5 Zhou P, Chen J, Li H, et al. A high-efficiency E-Band SiGe HBT frequency tripler with broadband performance. In: *Proceedings of IEEE MTT-S International Microwave Symposium (IMS)*, 2018. 690–693
- 6 Chou C F, Hsiao Y H, Wu Y C, et al. Design of a V-Band 20-dBm wideband power amplifier using transformer-based radial power combining in 90-nm CMOS. *IEEE Trans Microw Theor Tech*, 2016, 64: 4545–4560
- 7 Zhou P G, Yan P P, Chen J X, et al. A high-efficiency, high harmonic rejection E-band SiGe HBT frequency tripler for high-resolution radar application. *Sci China Inf Sci*, 2019, 62: 069406
- 8 Sarkar A, Aryanfar F, Floyd B A. A 28-GHz SiGe BiCMOS PA with 32% efficiency and 23-dBm output power. *IEEE J Solid-State Circ*, 2017, 52: 1680–1686
- 9 Wu K, Muralidharan S, Hella M M. A wideband SiGe BiCMOS frequency doubler with 6.5-dBm peak output power for millimeter-wave signal sources. *IEEE Trans Microw Theor Techn*, 2018, 66: 187–200