

Graphene-based vertical thin film transistors

Liting LIU¹, Yuan LIU^{1*} & Xiangfeng DUAN^{2*}¹Key Laboratory for Micro-Nano Optoelectronic Devices of Ministry of Education, School of Physics and Electronics, Hunan University, Changsha 410082, China;²Department of Chemistry and Biochemistry, University of California, Los Angeles 90095, USA

Received 4 January 2020/Accepted 16 February 2020/Published online 16 July 2020

Abstract Vertical field effect transistors (VFETs), where the channel material is sandwiched between source-drain electrodes and the channel length is simply determined by its body thickness, have attracted considerable interest for high performance electronics owing to their intrinsic short channel length. To enable the effective gate modulation and current switching behavior, the electrode of conventional VFET is largely based on perforated metals, in which the gate electrical field could penetrate through. Recently, with the emerge of graphene, a new type of graphene based VFETs has been developed. With finite density of states and the weak electrostatic screening effect, graphene exhibits a field-tunable work-function and partial electrostatic transparency, it can thus function as an “active” contact with tunable graphene-channel junction, enabling entirely new transistor functions or higher device performance not previously possible. In this review, we discuss the research progresses of graphene-based VFET, including the its basic device structure, carrier transport mechanism, device performance and novel properties demonstrated.

Keywords graphene electrode, vertical transistors, thin film transistors, van der Waals heterostructures

Citation Liu L T, Liu Y, Duan X F. Graphene-based vertical thin film transistors. *Sci China Inf Sci*, 2020, 63(10): 201401, <https://doi.org/10.1007/s11432-020-2806-8>

1 Introduction

Semiconductor devices have changed the world beyond anything that could have been imagined before [1–10]. Starting from the invention of the transfer resistor or transistor in 1947, the size of the transistor has been aggressively scaled, and till today, the physical length of a typical transistor is entering the sub-10 nm regime [10–19]. With decreasing channel length, the driving current and therefore the switching speed can be improved [2, 14, 20]. However, on the other hand, fabricating such short channel device is not an easy task, which typically involves sophisticated facilities and often high energy fabrication processes, and is becoming more and more difficult in the sub-10 or sub-5 nm regime [12, 16–18]. For example, fabricating short channel transistor requires extreme ultraviolet lithography (EUV) [13, 18], high energy ion implementation [16, 21] and rapid high temperature activation [22, 23]. These complicated and often expensive fabrication processes pose a key challenge for the development and commercialization of various semiconductor devices, especially for macroelectronics (e.g., thin film transistors) that require the distribution of functional electronic components over large area [6, 23–25], where the high-resolution lithography or high-energy processes are difficult or too costly to apply.

To overcome this limitation, a new design of vertical field-effect transistor (VFET) has been developed [25–54], where a thin-film semiconductor body is simply sandwiched between the source and drain electrodes and the channel length is determined by its body thickness, as shown in Figures 1(a)–(d). This

* Corresponding author (email: yuanliuhnu@hnu.edu.cn, xduan@chem.ucla.edu)




Figure 1 (Color online) Three-dimensional perspective schematics of the perforated electrode based VFET (a) and nanowire based VFET (b), where the gate field could penetrate through the “holes” of the electrode, and hence modulate the conductivity of the channel material. Within this structure, the channel length is simply defined by the distance between source-drain electrodes. Schematic illustrations of the cross-sectional view of graphene-based top-gated VFET (c) and back-gated VFET (d). (e) A schematic of the conventional planar transistor, where the channel length is defined by the lithography resolution.

novel structure is in great contrast to the conventional planar transistors [18, 55, 56] (channel length defined by lithography resolution, as shown in Figure 1(e)), and high-resolution lithography is not necessary to achieve short channel length within VFET geometry [34, 36].

For functional operation of VFET, a key requirement is that one of the electrodes should be transparent to gate electric field to enable the effective modulation of carrier transport, which would otherwise cause electrostatic screening effect [25, 57]. Previous transparent contact electrodes are largely based on perforated metals [25] or nanostructure (such as silver nanowire, carbon nanotube) networks [49, 57, 58], as schematically illustrated in Figures 1(a) and (b). Within these device structures, the gate field could penetrate through the “holes” of the electrode, and hence modulate the conductivity of the channel material, leading to the ON and OFF states. To date, lots of achievements have been demonstrated using these structures, however, challenges still remain. From the fabrication point of view, the perforated metal electrode requires additional lithographic and/or etching techniques, and the aperture size has a significant impact on the switching characteristics of the device [25, 30]. Similarly, it is also hard to achieve uniform and low resistance metallic nanostructure networks using spin-coating techniques, and finite surface roughness may also impact the performance of VFET. For example, for Ag nanowire network electrode, the channel length of VFET (which is the semiconductor thickness) should be larger than the diameter (~ 100 nm) of nanowire, to prevent the short circuit of VFET [57]. On the other hand, from the performance point of view, the perforated electrode based VFET cannot fully unlock the potential that vertical transistor may offer. As shown in Figures 1(a) and (b), although the gate electrical field could penetrate through the holes of the electrode, only the exposed “hole” channel area (labeled by red color in Figures 1(a) and (b)) can be modulated, where the real vertical channels (sandwiched between two metals, as highlighted by blue arrow in Figures 1(a) and (b)) are less impacted by the gate field and cannot be effectively switched between the ON and OFF states, greatly limiting the overall VFET performance.

With single atomic thickness, finite density of states (DOS) and weak screening effect, graphene exhibits a field-tunable work-function and partial electrostatic transparency [26, 42, 59–66]. It can therefore function as an ‘active’ contact in tunable graphene-semiconductor or graphene-insulator junction to enable entirely new possibilities for VFET application [42, 60, 61, 67–75]. Exploiting the tunable junction in the VFETs, new device structure, including tunneling transistors [47], field-effect transistors (FET) [41] or barristors [45] has been demonstrated with greatly improved ON/OFF ratio or current density.

In this review, we focus on the recent research progresses of graphene-based VFET. We will first start

with the device structures and the corresponding fabrication processes of graphene VFETs. Next, the device working mechanism and transport properties will be analyzed in detail. Finally, we will discuss some unique properties enabled by graphene VFETs, including large current density, high switching speed, flexibility, stability, and the novel vertical integration technique. We will finally conclude with a short perspective on the challenges and future developments of high performance VFETs.

2 Vertical device geometry, fabrication and transport mechanisms

The device structures of graphene-based vertical transistors are schematically illustrated in Figures 1(c) and (d). Within this device geometry, the carriers travel vertically between source and drain electrodes, where the current flow direction is in parallel with the gate electrical field direction [20]. This is in great contrast to the conventional planar transistor structure (Figure 1(e)) in which the current flow direction is always perpendicular with the gate electrical field direction [20]. Following this vertical geometry, two related but distinct device structures have been explored: top-gated VFET (Figure 1(c)) and back-gated VFET (Figure 1(d)). Within top-gated structure, bottom metal electrode is first directly deposited on substrate, followed by the integration of the channel material. Next, graphene is transferred on top of the channel material and then top gate stacks (including the gate dielectric and gate metal) are integrated. Although lots of VFET devices and circuits have been demonstrated following this top-gated structure, several fabrication difficulties remain. First, owing to the lack of dangling bonds on the pristine graphene surface, the deposition of high quality gate dielectric on graphene is hard to achieve. Although integration of a buffer layer (such as polymer or thin film metal seed layer) could partially alleviate this problem [76], doping to the underlayer graphene is hard to avoid. Secondly, it is usually difficult to achieve optimized contact between bottom electrode and semiconductor (especially for crystal semiconductors such as Si or III-V compounds) owing to the finite surface roughness of metal electrode and thus insufficient metal-semiconductor contact area [77]. Thirdly, the commonly used wet-transfer process of graphene [34] would involve undesired solution process on top of semiconductor, which may not be compatible with various water-sensitive channel materials such as organic or perovskite semiconductors.

To overcome these limitations, the back-gated VFET structure has been widely investigated [34,41,47]. Within this structure, graphene is first transferred or exfoliated on back-gate substrate with pre-fabricated gate electrode and gate dielectric (e.g., p^{++} Si/SiO₂ substrate). Next, various channel materials can be integrated on top of graphene followed by deposition of top electrode, as shown in Figure 1(d). Compared to top-gated VFET, such back-gated structure ensures high quality gate dielectric and intimate metal contact (between top electrode and channel materials). However, the direct integration of channel material on top of graphene remains a critical challenge. The previous physical vapor deposition (PVD) or chemical vapor deposition (CVD) integration can usually compromise underlying monolayer delicate lattices and degrade/alter graphene electronic properties [78,79], hence low energy integration approaches (e.g., spin-coating, or van der Waals integration) should be applied within this structure [20,34,40,43,80–84].

With entire new VFET structure, the carrier transport mechanism is also different compared to conventional planar FET, and can be largely attributed to two different mechanisms: tunneling and thermionic emission [20]. Different from conventional tunneling field-effect transistors (TFET) which are relied on band-to-band tunneling (BTBT) mechanism [85], the operation of the tunneling VFET depends on the gate tunable density of states in graphene and hence the effective modulation of tunneling barrier height [43,47]. The vertical TFET was first reported by sandwiching thin layer of BN (boron nitride) between two graphene electrodes, and the tunneling probability can be modulated by the gate induced barrier tuning, resulting in an ON/OFF ratio of ~ 50 [47]. More importantly, the bottom graphene electrode only partially screens the gate electrical field because of its the low DOS and large quantum capacitance, resulting in the effective control of top graphene electrode and thus the tunneling coefficient, leading to unique negative resistance behavior [86], as shown in Figure 2(a).

The working mechanism could be further understood using band diagrams of a graphene-WS₂-graphene vertical transistor [43]. A negative gate voltage decreases the Fermi level of graphene, leading to the in-




Figure 2 (Color online) (a) The unique negative resistance characteristic of the graphene-BN-graphene tunneling vertical transistor [86] ©Copyright 2013 Springer Nature. Band-diagram of the vertical thermionic transistor at OFF state (b) and ON state (c). A negative gate voltage increases the Schottky barrier height, resulting in the OFF state. On the other hand, when applying positive gate voltage to the transistor, the Schottky barrier is decreased and the device is at ON state. (d) The output characteristic of a typical thermionic vertical transistors.

crease of the tunneling barrier height, resulting in the OFF state of the VFET. On the other hand, a positive gate voltage shifts the Fermi level upward, resulting in the decrease of barrier height, and the device enters the ON state. Hence, such device yields relatively high ON/OFF ratio of $\sim 10^6$ owing to the possibility of switching between tunneling and thermionic transport regimes [43]. Furthermore, the current density of graphene-insulator-graphene tunneling VFETs is still relatively low for high performance devices. Replacing the top layer of graphene with highly doped silicon was demonstrated to increase the tunneling current owing to the much larger DOS of the highly doped silicon [32].

For the thermionic based VFET, the working mechanism can be explained by the band diagrams of a representative thermionic vertical transistor, or “barristor” [45] (Figure 2(b) and (c)). When graphene electrode is in contact with the semiconductor channel, Schottky barrier is formed between the two materials owing to their energy level difference. By modulating the graphene’s work function through the gate electrical field, the resulting Schottky barrier height could also be changed, leading to the effective modulation of the overall carrier transport with large ON/OFF ratio. For example, for graphene-MoS₂ (n-type)-titanium VFET, a negative gate voltage would increase the work function of graphene, leading to much enhanced Schottky barrier height between graphene-MoS₂ heterojunction [20], as shown in Figure 2(b). Under this situation, the device behaves a Schottky diode with an obvious rectifying effect (the red curve of Figure 2(d)). On the other hand, a positive gate voltage would dope graphene with electrons and decrease the Schottky barrier height between graphene and n-type MoS₂, leading to linear output behavior and ON state of the device, as shown in Figure 2(c) and black curve of Figure 2(d). A series of vertical transistors have been reported following this working mechanism, with various channel semiconductors ranging from transition metal dichalcogenides (TMDCs) [33, 38, 40, 41], thin film organic semiconductors [34, 72], conventional amorphous metal oxide semiconductors [42, 87], as well as to bulk crystals [26, 32]. Furthermore, high ON/OFF ratio is always desired for VFET operation. To increase the ON/OFF ratio, one possible approach is to use large bandgap semiconductor (as the channel materials) to increase the OFF state barrier height, or using thicker materials (longer channel length) to increase the depletion width. However, under both situations, the ON state current could also be slightly decreased

and should be always considered when choosing the corrected material. Alternatively, the ON/OFF ratio could also be increased using thinner dielectric layer or high- k dielectric to increase the gate controllability, leading to smaller OFF state current and higher ON state current.

We further note the transport mechanisms of graphene based VFET are different from the graphene based hot electron transistors (HETs), as have been demonstrated [88, 89]. For graphene based HETs, it is more like a conventional bipolar junction transistor (BJT) consisting collector, emitter and base regions. Within this structure, carriers (hot electrons) are directly injected/tunneled through the ultrathin dielectric between graphene and the emitter, where graphene here is used as the base region material owing to its atomic thin body thickness, leading to short transit time and a high gain while maintaining a low base series resistance. In contrast, graphene based VFET follows the conventional MOSFET structure, and is largely based on the electrostatic control of graphene work function and the resulting barrier height. There is no direct current flow from the gate electrode to graphene.

3 Unique properties of graphene based VFET

3.1 High driving current

With naturally short channel length simply defined by body thickness, the VFET could promise large driving current not previously possible using conventional planar device structure, where the channel length is dictated by the lithography resolution [34, 90]. For example, a MoS₂ VFET with channel area $\sim 5 \mu\text{m} \times 5 \mu\text{m}$ could deliver high current of $\sim 1 \text{ mA}$, corresponding to a current density over 5000 A/cm^2 [41]. In contrast, a conventional planar MoS₂ device (with channel length $5 \mu\text{m}$ and channel width $5 \mu\text{m}$) only exhibits a current of $\sim 10 \mu\text{A}$ (0.02 A/cm), around two orders of magnitude lower compared to the VFET [41]. Similar large driving current is also demonstrated using other channel materials such as WSe₂, where current density up to 3100 A/cm^2 was demonstrated within vertical device structure [33].

Such large driving current shows particular advantages in many applications where high resolution lithography is difficult to apply. For example, for display application (that requires components over large area) or flexible electronics on various soft substrates [4, 5, 23, 91], conventional high-resolution lithography process is difficult to apply but large driving current is highly desired [44]. Another example is organic electronics that is incompatible with conventional lithography processes (degraded/dissolved in various solvents), hence shadow mask lithography is widely used in organic electronic research community, where the resolution is typical larger than $10 \mu\text{m}$ [92]. In contrast, using the graphene-based VFET structure, short channel device of $\sim 100 \text{ nm}$ has been demonstrated using various organic channel materials such as phenyl-C61-butyric acid methyl ester (PCBM), poly (3-hexylthiophene-2,5-diyl) (P3HT) [34]. For the vertical organic transistors, another structure benefit is the high stability, where the metal electron could act as a self-encapsulation for the semiconductor layer, protecting the delicate organic materials from impact of oxygen or water. This is in great contrast to the traditional planar device structures in which the channel material is exposed to air and easily degrades under ambient conditions [34].

3.2 High speed operation

High driving current is essential for the high-speed operation of the VFETs [41]. The design of vertical transistor opens a new pathway to high speed electronics without high resolution lithography. To this end, it is important to theoretically evaluate the scaling relationship between switching speed and device dimension, and experimentally measure its true speed value.

From the theory part, the speed of a given transistor can be roughly estimated through a simple relationship $\tau = RC$, where τ is the intrinsic delay, R is the device resistance, and C is the capacitance [20]. Detailed resistance R and the corresponding speed can be theoretical analyzed using the resistance network model [26] (Figure 3(a)), where the total R is composed by four different parts: R_{gc} , R_{gs} , R_g , and R_v . R_{gc} is the graphene contact resistance, which varies from 50 to $\sim 1000 \Omega \mu\text{m}$ depending on




Figure 3 (Color online) (a) Resistor network model of VFETs [26] ©Copyright 2019 American Chemical Society. (b) A schematic of the cross-sectional view of the organic VFET device based on graphene-P3HT heterostructure [34] ©Copyright 2015 American Chemical Society. Transfer characteristics of self-aligned graphene-InAs-metal VFET in negative bias region (c) and positive bias region (d) [26] ©Copyright 2019 American Chemical Society. (e) The relationship between current density and the series graphene lengths in both experiment and calculated results [26] ©Copyright 2019 American Chemical Society.

gate voltage and the contact metal used. R_{gs} is series resistance between graphene contact and the semiconductor edge. R_g is graphene channel resistance, which is $300 \Omega/\text{square}$ for single layer graphene. R_v is the total vertical resistance, including the junction resistance between graphene and semiconductor channel, the channel resistance, as well as the metal-semiconductor resistance. The R_v is strongly related to doping carrier concentration of the channel material, because a highly conducting semiconductor R_v ensures small contact resistance, channel resistance at the same time. To reduce the R and increase the overall device speed, efforts should be put to minimize the above resistance values (R_{gc} , R_{gs} , R_g , R_v). For typical demonstrated VFETs [34, 41, 87], the R_v dominates the overall device resistance, owing to the relatively low channel vertical conductivity compared to the highly conducting graphene electrode. Under this case, the graphene can be viewed as an ideal metal electrode with equal potential, where the bias voltage is totally applied on the semiconductor vertical direction [26]. Therefore, the current density and the speed of the VFET would not scale with the transistor geometry, suggesting the aggressive scaling (in lateral dimension) is not necessary for high speed transistors. For example, by increasing the device footprint, the overall current I and the corresponding gate capacitance C will be scaled up proportionally, with little change in the projected device speed. From this point view, the micrometer scale or even larger devices could ideally function as fast as nano-scale devices. This concept has been demonstrated using organic semiconductor P3HT as the channel material and direct shadow mask lithography with resolution of $\sim 100 \mu\text{m}$ [34], as shown in Figure 3(b). The measured cut-off frequency (f_T) is 0.4 MHz for this device, which compares well with nanoscale transistors using similar channel materials P3HT [93, 94]. However, the problems of organic high speed transistor are the relatively low vertical conductivity and low driving current ($3.4 \text{ A}/\text{cm}^2$) [34]. By changing the channel materials to TMDCs such as MoS_2 , higher current density over $10^3 \text{ A}/\text{cm}^2$ has been demonstrated [41], suggesting a highest cut-off frequency of $\sim 1 \text{ GHz}$ using equation $f_T = g_m/2\pi C$, where g_m is the device transconductance.

To further increase the switching speed, reducing the R_v is essential. To this end, the use of high mobility materials (such as InAs thin film) as the channel material is beneficial [26], where the single crystal structure and the small bandgap ($\sim 0.36 \text{ eV}$) of InAs could provide small metal contact resistance as well as low channel vertical resistance at the same time. Together, large ON current density over $45 \text{ kA}/\text{cm}^2$ and $142 \text{ kA}/\text{cm}^2$ has been demonstrated at reverse and forward bias voltages [26], as shown in Figures 3(c) and (d), with a projected cut-off frequency of $\sim 100 \text{ GHz}$. With such highly conducting channel, the bias voltage potential will have a significant drop on the graphene electrode. Hence, smaller R_g and R_{gs} are needed to further improve the speed of VFET. The reduction of R_g could be achieved




Figure 4 (Color online) (a) A schematic of conventional planar structure with the brittle material as the channel, where the channel crack could result in overall device failure [87] ©Copyright 2014 American Chemical Society. (b) A schematic of the VFET with the brittle material as the channel, and the vertical current transport is largely unaffected by the in-plane crack in the brittle films [87] ©Copyright 2014 American Chemical Society. (c) Image of IGZO-graphene VFETs integrated on a PET flexible substrate [87] ©Copyright 2014 American Chemical Society. (d) Normalized conductance of planar IGZO FET (red) and IGZO-graphene VFETs (black) under various bending radius [87] ©Copyright 2014 American Chemical Society. (e) Normalized conductance of the planar IGZO structure (red) and vertical IGZO-graphene structure (black) at various bending cycles, showing better robustness of the VFET architecture [87] ©Copyright 2014 American Chemical Society.

by using multilayer graphene or highly doped graphene [95,96], but both of which could sacrifice its gate tunability and the overall ON/OFF ratio. On the other hand, the minimized R_{gs} can be achieved using a self-alignment method to shorten the series graphene lengths and to further improve the overall current density (Figure 3(e)) [26].

3.3 High flexibility

Flexibility is an important feature for future flexible, wearable, injectable or implantable devices [4,97,98]. Previous approaches to achieve high flexibility largely rely on the use of ultrathin channel materials to reduce the applied strain [43] or by using intrinsically flexible materials such as organic polymers [4]. Within the unique VFET structure, a new flexible transistor mechanism could be developed, where typical non-flexible or brittle material could also be used as the channel material for high performance flexible electronics [87]. As shown in the schematics in Figure 4(a), when brittle semiconductor is mechanically bended or stretched, any small in-plane crack/slip of channel can severely degrade the lateral charge transport in conventional planar structure. In contrast, within the VFET structure, the vertical current transport (out-of-plane) is largely unaffected by the in-plane crack in the brittle films (Figure 4(b)). It has been demonstrated that indium-gallium-zinc-oxide (IGZO) VFET is much more robust than the planar counterpart, and the current level shows little change even up to 1000 bending cycles [87] (Figures 4(c)–(e)). Similarly, a WS₂ based VFET was reported by fabricating the vertical heterostructures on a flexible polyethylene terephthalate (PET) film [43], demonstrating high flexible VFET with stable electrical characteristic under bending.

3.4 Scalability and 3D integration

Scalability is another important issue for the practical application of the graphene base VFETs. From electrode point of view, large area CVD grown graphene is highly desired for scalable application [42], however the undesired wet-transfer process could introduce potential contamination during the fabrication




Figure 5 (Color online) (a) Photograph of vertical transistors integrated on a 6-inch transparent glass wafer with 2000 devices (left) [42] ©Copyright 2013 American Chemical Society. Photograph of vertical transistors integrated on a 2-inch wafer with an array of 1620 devices (right) [87] ©Copyright 2014 American Chemical Society. (b) Schematic illustration of current path between vertically integrated transistors in the conventional stacking approach [75] ©Copyright 2019 American Chemical Society. (c) Schematic illustration of current path between vertically integrated transistors in the remote gating approach [75] ©Copyright 2019 American Chemical Society. (d) Schematic of the cross section of a remote gating vertical-Schottky barrier transistor with gate electrodes positioned at different locations [75] ©Copyright 2019 American Chemical Society.

process. This is especially true for the bottom-gated VFET structure (Figure 1(c)) where graphene top surface is directly in contact with the semiconductor, and any polymer residues (such as PMMA (polymethyl methacrylate)) could seriously impact the overall device performance. On the other hand, from the semiconductor point of view, the typical mechanically exfoliated TMDC channel is clearly not suitable for scalable VFETs. Although lots of achievements have been made to grow large area of TMDC materials, they are more focused on monolayer or bilayer materials that are not suitable for VFET application owing to strong direct tunneling effect within such short channel length (~ 1 nm) [33, 38, 41]. From this point of view, conventional oxide or organic semiconductor thin films (that can be deposited or spin-coated) are more suitable for scalable fabrication [34, 36, 42, 48, 99]. For example, wafer scale integration of VFETs based on IGZO asymmetric junctions is demonstrated on a transparent 6 inch glass substrate (Figure 5(a) (left)), with a maximum current ON/OFF ratio up to 10^6 over 2000 devices under ambient conditions [42]. Furthermore, logic functions such as inverter, NOR, and NAND are demonstrated using top-gated IGZO VFETs on a 2 inch wafer [87], as shown in Figure 5(a) (right).

Despite conventional scalable method by fabricating more parallel devices, the vertical transistors can be integrated in the vertical direction by stacking different devices layer by layer, representing the device-level 3D integration [100, 101]. This kind of vertical stacking of unit devices does not consume additional space besides what is needed for a single device at the bottom [75, 102]. For example, a complementary inverter with a voltage gain of ~ 1.7 was created by vertically stacking the layered materials of graphene, $\text{Bi}_2\text{Sr}_2\text{Co}_2\text{O}_8$ (p-channel), graphene, MoS_2 (n-channel) and a metal thin film in sequence [41]. However, integrating multiple transistors in vertical direction remains challenging, because the bottom gate electrical field cannot modulate too many layers and additional gate electrode (as well as gate dielectric) is required. In this case, the current between the different stacked transistors will not flow

vertically in a straight line (as shown in Figure 5(b)), instead it would pass the dielectric layer through complex interconnect holes [75]. On the other hand, as have been previously noted, the integration of dielectric layer on graphene or on existing bottom transistor is still challenging. To solve this problem, a remote modulation strategy is reported recently [75]. By placing an ion-gel gate laterally away from the graphene-semiconductor junction, the work function of graphene (under the junction) can be tuned, resulting in the effective modulation of the vertical transistors even without any dielectric layer on the junction area, as shown in Figures 5(c) and (d). Within this geometry, a series of transistors can be vertically stacked (without dielectric in between) and the current can straightly flow between the vertical channels without a bypass, opening up the possibility of 3D integration of VFETs at the device-level (Figure 5(c)). Besides, it is also noted that other dielectrics such as high- k Al_2O_3 also can be used for remote gating, but the tunability could be greatly reduced owing to the smaller gate capacitance and weaker gate electrostatic coupling [75].

4 Outlook

Although initial studies of graphene based VFET have revealed exciting opportunities, many challenges remain. In particular, with a dangling-bond free surface, the integration of high-quality material (insulator, metal, semiconductor) on top of graphene is hard to realize without damaging the delicate monolayer lattice. On the other hand, integration of graphene on other materials is also not an easy task, where the transfer size, yield, wrinkles, surface contamination of graphene and interfacial air bubbles (with any given substrate) represent notable technical challenges that could severely limit the device reliability and scalability. To this end, the recent developed vdW integration of 3D semiconductors on graphene could alleviate this problem, however, the finite semiconductor surface roughness could impact the overall charge transport and the intimate vdW contact between graphene and single crystal materials deserves further attentions.

Besides the integration challenges, the scaling of VFETs is also seldomly investigated, and it is still unknown for the thickness scaling limit of channel material. Within ultra-short vertical channel length, vertical short-channel effect, vertical Fermi level pinning effect and the carrier saturation effect could play important roles in high performance VFETs. This requires integrated efforts from not only the electrical engineers for experimental designs and process developments, but also theorists for constructing new vertical device model that is intrinsically different from conventional transistor structure. Despite these and other challenges, the naturally short channel length and vertical carrier transport within VFET could enable semiconductor devices with novel functions for future electronics.

Acknowledgements The work of Yuan LIU was supported by National Natural Science Foundation of China (Grant Nos. 51802090, 61874041, 51991341) and Hunan Science Fund for Excellent Young Scholars (Grant No. 812019037).

References

- 1 Liu B, Abbas A, Zhou C W. Two-dimensional semiconductors: from materials preparation to electronic applications. *Adv Electron Mater*, 2017, 3: 1700045
- 2 del Alamo J A. Nanometre-scale electronics with III-V compound semiconductors. *Nature*, 2011, 479: 317–323
- 3 Franklin A D. Nanomaterials in transistors: from high-performance to thin-film applications. *Science*, 2015, 349: aab2750
- 4 Zhu H, Shin E S, Liu A, *et al.* Printable semiconductors for backplane TFTs of flexible OLED displays. *Adv Funct Mater*, 2020, 30: 1904588
- 5 Dimitrakopoulos C D, Malenfant P R L. Organic thin film transistors for large area electronics. *Adv Mater*, 2002, 14: 99–117
- 6 Newman C R, Frisbie C D, da Silva Filho D A, *et al.* Introduction to organic thin film transistors and design of n-channel organic semiconductors. *Chem Mater*, 2004, 16: 4436–4451
- 7 Jena D, Banerjee K, Xing G H. 2D crystal semiconductors: intimate contacts. *Nat Mater*, 2014, 13: 1076–1078
- 8 Duan X, Wang C, Pan A, *et al.* Two-dimensional transition metal dichalcogenides as atomically thin semiconductors: opportunities and challenges. *Chem Soc Rev*, 2015, 44: 8859–8876
- 9 Hu X, Krull P, de Graff B, *et al.* Stretchable inorganic-semiconductor electronic systems. *Adv Mater*, 2011, 23: 2933–2936

- 10 Ferain I, Colinge C A, Colinge J P. Multigate transistors as the future of classical metal-oxide-semiconductor field-effect transistors. *Nature*, 2011, 479: 310–316
- 11 Schaller R R. Moore's law: past, present and future. *IEEE Spectr*, 1997, 34: 52–59
- 12 Cao W, Kang J, Sarkar D, et al. 2D semiconductor FETs-projections and design for sub-10 nm VLSI. *IEEE Trans Electron Dev*, 2015, 62: 3459–3469
- 13 Thompson S E, Parthasarathy S. Moore's law: the future of Si microelectronics. *Mater Today*, 2006, 9: 20–25
- 14 Lundstrom M. Moore's Law Forever? *Science*, 2003, 299: 210–211
- 15 Taur Y. CMOS design near the limit of scaling. *IBM J Res Dev*, 2002, 46: 213–222
- 16 Jeong M, Doris B, Kedzierski J, et al. Silicon device scaling to the sub-10-nm regime. *Science*, 2004, 306: 2057–2060
- 17 Franklin A D, Luisier M, Han S J, et al. Sub-10 nm carbon nanotube transistor. *Nano Lett*, 2012, 12: 758–762
- 18 Radisavljevic B, Radenovic A, Brivio J, et al. Single-layer MoS₂ transistors. *Nat Nanotech*, 2011, 6: 147–150
- 19 Liu Y, Duan X, Huang Y, et al. Two-dimensional transistors beyond graphene and TMDCs. *Chem Soc Rev*, 2018, 47: 6388–6409
- 20 Liu Y, Weiss N O, Duan X, et al. Van der Waals heterostructures and devices. *Nat Rev Mater*, 2016, 1: 1–17
- 21 Dennard R H, Gaensslen F H, Yu H N, et al. Design of ion-implanted MOSFET's with very small physical dimensions. *IEEE J Solid-State Circ*, 1974, 9: 256–268
- 22 Yudasaka I, Ohshima H. Rapid thermal annealing technique for polycrystalline silicon thin-film transistors. *Jpn J Appl Phys*, 1994, 33: 1256–1260
- 23 Street R A. Thin-film transistors. *Adv Mater*, 2009, 21: 2007–2022
- 24 Kuo Y. Thin film transistor technology—past, present, and future. *Interface Mag*, 2013, 22: 55–61
- 25 Ben-Sasson A J, Tessler N. Unraveling the physics of vertical organic field effect transistors through nanoscale engineering of a self-assembled transparent electrode. *Nano Lett*, 2012, 12: 4729–4733
- 26 Liu Y, Guo J, Zhu E, et al. Maximizing the current output in self-aligned graphene-InAs-metal vertical transistors. *ACS Nano*, 2019, 13: 847–854
- 27 Shin Y S, Lee K, Kim Y R, et al. Mobility engineering in vertical field effect transistors based on van der Waals heterostructures. *Adv Mater*, 2018, 30: 1704435
- 28 Pan C, Fu Y, Wang J, et al. Analog circuit applications based on ambipolar graphene/MeTe₂ vertical transistors. *Adv Electron Mater*, 2018, 4: 1700662
- 29 Horri A, Faez R, Pourfath M, et al. A computational study of vertical tunneling transistors based on graphene-WS₂ heterostructure. *J Appl Phys*, 2017, 121: 214503
- 30 Yu H, Dong Z, Guo J, et al. Vertical organic field-effect transistors for integrated optoelectronic applications. *ACS Appl Mater Interfaces*, 2016, 8: 10430–10435
- 31 Song X, Zhang Y, Zhang H, et al. High-performance ambipolar self-assembled Au/Ag nanowire based vertical quantum dot field effect transistor. *Nanotechnology*, 2016, 27: 405201
- 32 Liu Y, Sheng J, Wu H, et al. High-current-density vertical-tunneling transistors from graphene/highly doped silicon heterostructures. *Adv Mater*, 2016, 28: 4120–4125
- 33 Choi Y, Kang J, Jariwala D, et al. Low-voltage complementary electronics from ion-gel-gated vertical van der Waals heterostructures. *Adv Mater*, 2016, 28: 3742–3748
- 34 Liu Y, Zhou H, Weiss N O, et al. High-performance organic vertical thin film transistor using graphene as a tunable contact. *ACS Nano*, 2015, 9: 11102–11108
- 35 Kim K, Lee T H, Santos E J G, et al. Structural and electrical investigation of C₆₀-graphene vertical heterostructures. *ACS Nano*, 2015, 9: 5922–5928
- 36 Hlaing H, Kim C H, Carta F, et al. Low-voltage organic electronics based on a gate-tunable injection barrier in vertical graphene-organic semiconductor heterostructures. *Nano Lett*, 2015, 15: 69–74
- 37 Das T, Jang H, Lee J B, et al. Vertical field effect tunneling transistor based on graphene-ultrathin Si nanomembrane heterostructures. *2D Mater*, 2015, 2: 044006
- 38 Moriya R, Yamaguchi T, Inoue Y, et al. Large current modulation in exfoliated-graphene/MoS₂/metal vertical heterostructures. *Appl Phys Lett*, 2014, 105: 083119
- 39 He D, Zhang Y, Wu Q, et al. Two-dimensional quasi-freestanding molecular crystals for high-performance organic field-effect transistors. *Nat Commun*, 2014, 5: 5162
- 40 Yu W J, Liu Y, Zhou H, et al. Highly efficient gate-tunable photocurrent generation in vertical heterostructures of layered materials. *Nat Nanotech*, 2013, 8: 952–958
- 41 Yu W J, Li Z, Zhou H, et al. Vertically stacked multi-heterostructures of layered materials for logic transistors and complementary inverters. *Nat Mater*, 2013, 12: 246–252
- 42 Heo J, Byun K E, Lee J, et al. Graphene and thin-film semiconductor heterojunction transistors integrated on wafer scale for low-power electronics. *Nano Lett*, 2013, 13: 5967–5971
- 43 Georgiou T, Jalil R, Belle B D, et al. Vertical field-effect transistor based on graphene-WS₂ heterostructures for flexible and transparent electronics. *Nat Nanotech*, 2013, 8: 100–103
- 44 Ben-Sasson A J, Ankonina G, Greenman M, et al. Low-temperature molecular vapor deposition of ultrathin metal oxide dielectric for low-voltage vertical organic field effect transistors. *ACS Appl Mater Interfaces*, 2013, 5: 2462–2468
- 45 Yang H, Heo J, Park S, et al. Graphene barristor, a triode device with a gate-controlled Schottky barrier. *Science*, 2012, 336: 1140–1143
- 46 Lemaitre M G, Donoghue E P, McCarthy M A, et al. Improved transfer of graphene for gated Schottky-junction, vertical, organic, field-effect transistors. *ACS Nano*, 2012, 6: 9095–9102

- 47 Britnell L, Gorbachev R V, Jalil R, et al. Field-effect tunneling transistor based on vertical graphene heterostructures. *Science*, 2012, 335: 947–950
- 48 Uno M, Nakayama K, Soeda J, et al. High-speed flexible organic field-effect transistors with a 3D structure. *Adv Mater*, 2011, 23: 3047–3051
- 49 McCarthy M A, Liu B, Rinzler A G. High current, low voltage carbon nanotube enabled vertical organic field effect transistors. *Nano Lett*, 2010, 10: 3467–3472
- 50 Ben-Sasson A J, Avnon E, Ploshnik E, et al. Patterned electrode vertical field effect transistor fabricated using block copolymer nanotemplates. *Appl Phys Lett*, 2009, 95: 213301
- 51 Shih C J, Pfattner R, Chiu Y C, et al. Partially-screened field effect and selective carrier injection at organic semiconductor/graphene heterointerface. *Nano Lett*, 2015, 15: 7587–7595
- 52 Kudo K, Iizuka M, Kuniyoshi S, et al. Device characteristics of lateral and vertical type organic field effect transistors. *Thin Solid Films*, 2001, 393: 362–367
- 53 Fujimoto K, Hiroi T, Kudo K, et al. High-performance, vertical-type organic transistors with built-in nanotriode arrays. *Adv Mater*, 2007, 19: 525–530
- 54 Moriyaa R, Yamaguchia T, Inouea Y, et al. Vertical field effect transistor based on graphene/transition metal dichalcogenide van der Waals heterostructure. *ECS Trans*, 2015, 69: 357–363
- 55 Chee S S, Seo D, Kim H, et al. Lowering the Schottky barrier height by graphene/Ag electrodes for high-mobility MoS₂ field-effect transistors. *Adv Mater*, 2019, 31: 1804422
- 56 Desai S B, Madhupathy S R, Sachid A B, et al. MoS₂ transistors with 1-nanometer gate lengths. *Science*, 2016, 354: 99–102
- 57 Ben-Sasson A J, Azulai D, Gilon H, et al. Self-assembled metallic nanowire-based vertical organic field-effect transistor. *ACS Appl Mater Interfaces*, 2015, 7: 2149–2152
- 58 McCarthy M A, Liu B, Jayaraman R, et al. Reorientation of the high mobility plane in pentacene-based carbon nanotube enabled vertical field effect transistors. *ACS Nano*, 2011, 5: 291–298
- 59 Lee I, Kang W T, Shin Y S, et al. Ultrahigh gauge factor in graphene/MoS₂ heterojunction field effect transistor with variable Schottky barrier. *ACS Nano*, 2019, 13: 8392–8400
- 60 Liu Y, Zhang G, Zhou H, et al. Ambipolar barristors for reconfigurable logic circuits. *Nano Lett*, 2017, 17: 1448–1454
- 61 Liu Y, Wu H, Cheng H C, et al. Toward barrier free contact to molybdenum disulfide using graphene electrodes. *Nano Lett*, 2015, 15: 3030–3034
- 62 Yu Y J, Zhao Y, Ryu S, et al. Tuning the graphene work function by electric field effect. *Nano Lett*, 2009, 9: 3430–3434
- 63 Oh G, Kim J S, Jeon J H, et al. Graphene/pentacene barristor with ion-gel gate dielectric: flexible ambipolar transistor with high mobility and on/off ratio. *ACS Nano*, 2015, 9: 7515–7522
- 64 Kim J S, Choi Y J, Woo H J, et al. Schottky-barrier-controllable graphene electrode to boost rectification in organic vertical P-N junction photodiodes. *Adv Funct Mater*, 2017, 27: 1704475
- 65 Kim S, Choi Y J, Woo H J, et al. Piezotronic graphene barristor: efficient and interactive modulation of Schottky barrier. *Nano Energy*, 2018, 50: 598–605
- 66 Heo S, Kim S, Kim K, et al. Ternary full adder using multi-threshold voltage graphene barristors. *IEEE Electron Device Lett*, 2018, 39: 1948–1951
- 67 Chen C C, Chang C C, Li Z, et al. Gate tunable graphene-silicon Ohmic/Schottky contacts. *Appl Phys Lett*, 2012, 101: 223113
- 68 Sata Y, Moriya R, Morikawa S, et al. Electric field modulation of Schottky barrier height in graphene/MoSe₂ van der Waals heterointerface. *Appl Phys Lett*, 2015, 107: 023109
- 69 Shih C J, Wang Q H, Son Y, et al. Tuning on-off current ratio and field-effect mobility in a MoS₂-graphene heterostructure via Schottky barrier modulation. *ACS Nano*, 2014, 8: 5790–5798
- 70 Parui S, Pietrobon L, Ciudad D, et al. Gate-controlled energy barrier at a graphene/molecular semiconductor junction. *Adv Funct Mater*, 2015, 25: 2972–2979
- 71 Kim B J, Hwang E, Kang M S, et al. Electrolyte-gated graphene Schottky barrier transistors. *Adv Mater*, 2015, 27: 5875–5881
- 72 Kim J S, Kim B J, Choi Y J, et al. An organic vertical field-effect transistor with underside-doped graphene electrodes. *Adv Mater*, 2016, 28: 4803–4810
- 73 Kim S, Choi Y J, Choi Y, et al. Large-area Schottky barrier transistors based on vertically stacked graphene-metal oxide heterostructures. *Adv Funct Mater*, 2017, 27: 1700651
- 74 Ojeda-Aristizabal C, Bao W, Fuhrer M S. Thin-film barristor: a gate-tunable vertical graphene-pentacene device. *Phys Rev B*, 2013, 88: 035435
- 75 Choi Y J, Kim S, Woo H J, et al. Remote gating of Schottky barrier for transistors and their vertical integration. *ACS Nano*, 2019, 13: 7877–7885
- 76 Farmer D B, Chiu H Y, Lin Y M, et al. Utilization of a buffered dielectric to achieve high field-effect carrier mobility in graphene transistors. *Nano Lett*, 2009, 9: 4474–4478
- 77 English C D, Shine G, Dorgan V E, et al. Improved contacts to MoS₂ transistors by ultra-high vacuum metal deposition. *Nano Lett*, 2016, 16: 3824–3830
- 78 Liu Y, Guo J, Zhu E, et al. Approaching the Schottky-Mott limit in van der Waals metal-semiconductor junctions. *Nature*, 2018, 557: 696–700
- 79 Liu Y, Huang Y, Duan X. Van der Waals integration before and beyond two-dimensional materials. *Nature*, 2019,

- 567: 323–333
- 80 Novoselov K S, Mishchenko A, Carvalho A, et al. 2D materials and van der Waals heterostructures. *Science*, 2016, 353: aac9439
- 81 Wang Y, Kim J C, Wu R J, et al. Van der Waals contacts between three-dimensional metals and two-dimensional semiconductors. *Nature*, 2019, 568: 70–74
- 82 Geim A K, Grigorieva I V. Van der Waals heterostructures. *Nature*, 2013, 499: 419–425
- 83 Liu Y, Stradins P, Wei S H. Van der Waals metal-semiconductor junction: weak Fermi level pinning enables effective tuning of Schottky barrier. *Sci Adv*, 2016, 2: e1600069
- 84 Mitzi D B, Kosbar L L, Murray C E, et al. High-mobility ultrathin semiconducting films prepared by spin coating. *Nature*, 2004, 428: 299–303
- 85 Appenzeller J, Lin Y M, Knoch J, et al. Band-to-band tunneling in carbon nanotube field-effect transistors. *Phys Rev Lett*, 2004, 93: 196805
- 86 Britnell L, Gorbachev R V, Geim A K, et al. Resonant tunnelling and negative differential conductance in graphene transistors. *Nat Commun*, 2013, 4: 1794
- 87 Liu Y, Zhou H, Cheng R, et al. Highly flexible electronics from scalable vertical thin film transistors. *Nano Lett*, 2014, 14: 1413–1418
- 88 Vaziri S, Lupina G, Henkel C, et al. A graphene-based hot electron transistor. *Nano Lett*, 2013, 13: 1435–1439
- 89 Zeng C, Song E B, Wang M, et al. Vertical graphene-base hot-electron transistor. *Nano Lett*, 2013, 13: 2370–2375
- 90 Rogers J A, Dodabalapur A, Bao Z, et al. Low-voltage 0.1 μm organic transistors and complementary inverter circuits fabricated with a low-cost form of near-field photolithography. *Appl Phys Lett*, 1999, 75: 1010–1012
- 91 Meijer E J, Tanase C, Blom P W M, et al. Switch-on voltage in disordered organic field-effect transistors. *Appl Phys Lett*, 2002, 80: 3838–3840
- 92 de Vusser S, Steudel S, Myny K, et al. Integrated shadow mask method for patterning small molecule organic semiconductors. *Appl Phys Lett*, 2006, 88: 103501
- 93 Hoppe A, Balster T, Muck T, et al. Scaling limits and MHz operation in thiophene-based field-effect transistors. *Phys Stat Sol A*, 2008, 205: 612–625
- 94 Wagner V, Wöbkenberg P, Hoppe A, et al. Megahertz operation of organic field-effect transistors based on poly(3-hexylthiophene). *Appl Phys Lett*, 2006, 89: 243515
- 95 Giovannetti G, Khomyakov P A, Brocks G, et al. Doping graphene with metal contacts. *Phys Rev Lett*, 2008, 101: 1–4
- 96 Un Jung Y, Na S I, Kim H K, et al. Organic photovoltaic devices with low resistance multilayer graphene transparent electrodes. *J Vacuum Sci Tech A-Vacuum Surfs Films*, 2012, 30: 050604
- 97 Choi S, Lee H, Ghaffari R, et al. Recent advances in flexible and stretchable bio-electronic devices integrated with nanomaterials. *Adv Mater*, 2016, 28: 4203–4218
- 98 Nomura K, Ohta H, Takagi A, et al. Room-temperature fabrication of transparent flexible thin-film transistors using amorphous oxide semiconductors. *Nature*, 2004, 432: 488–492
- 99 Crone B, Dodabalapur A, Lin Y Y, et al. Large-scale complementary integrated circuits based on organic transistors. *Nature*, 2000, 403: 521–523
- 100 Reda S. 3D integration advances computing. *Nature*, 2017, 547: 38–39
- 101 Knickerbocker J U, Andry P S, Dang B, et al. Three-dimensional silicon integration. *IBM J Res Dev*, 2008, 52: 553–569
- 102 Goldberger J, Hochbaum A I, Fan R, et al. Silicon vertically integrated nanowire field effect transistors. *Nano Lett*, 2006, 6: 973–977